7206 - PCIe for Nexus FPGAs: What is the size of the Transmit Buffer and Receive Buffer in PCIe X1 IP Core and PCIe X4 IP Core?
The Transmit Buffer and Receive Buffer size is 2 kByte each.
These RAM buffer sizes are fixed because it is a Core internal RAM, so the negotiated Maximum Payload Size (MPS) size will determine how many TLPs can be stored.
For instance, in the Receive Buffer, if MPS is low, more TLPs can be stored, if MPS is at maximum (512 bytes) fewer TLPs can be stored.
Related Articles
7002 - PCIe for Nexus FPGAs: Where to download the PCIe Demo driver source code for Linux and Windows?
Description: The PCIe demo driver source code for Linux and Windows can be downloaded from below link: Scroll down the page and choose the appropriate PCIe Demo designs from the list. ...
6250 - PCIe for Nexus FPGAs: In PCIe X4 IP Core, I have selected AHB_LITE as the Data Interface Type. What is the clock domain for this interface?
clk_usr_o originates from the PCIe Core, bypassing the PCIe Soft IP. It serves as an output to an external pin. Additionally, there are two input clocks for the Soft IP: clk_usr_i at 250 MHz and clk_usr_div2_i at 125 MHz.
7316 - All Nexus / PCIe: PCIe assignment of 2GB BAR size for 64-bit BAR addressing.
Description: There is a known bug in the PCIe IP GUI wherein the 64-bit BAR addressing requires that the BAR size be >/= 4 GB only. Solution: As a workaround, the user can write the Resizable BAR Capability Configuration (0,1,2,3,4,5) using LMMI or ...
7193 - PCIe for Nexus FPGAs: How to generate MSI Interrupts with PCIe x1 IP core?
Solution: To successfully use the MSI Interrupt, the user needs to perform the workaround below. Uncheck the box for "Disable Legacy Interrupt" to enable the Legacy Interrupt. This is a controller code requirement. 'MSI pending bit' = 1 alone does ...
1102 - All FPGAs: Does Lattice PCIe IP support SERDES pins polarity inversion and PCIe lanes reversal?
Description: The PCIe specification provides a dedicated layout of the PCIe lanes on the connector. Due to the fixed location of the SERDES pins on Lattice device packages aligning package pins to PCIe lanes can either work perfectly or create a ...