5546 - <div>MachXO3: How to implement SLVS Rx (Receiver) IF (interface) in MachXO3 devices?</div>

• Related Articles

• 6146 - CertusPro-NX: Does the SLVS-EC Receiver IP handles PAD codes automatically?

  Description: Auto computation of FIFO Depth and FIFO Delay attributes does not consider for the pad codes inserted in the packet data. The current setting may cause FIFO Empty and FIFO Full states if pad codes are present in the packet data. Adjust ...

• 6233 - SLVS-EC Receiver IP Core: How to Set Reference Clock Frequency of SLVS-EC Rx IP core?

  The “reference clock” corresponds to the IP port refclk_*. This port represents the differential clock of the internal MPCS PLL. It can be sourced from any clock signal capable of generating the MPCS clock frequency specified in the “MPCS Clock ...

• 3664 - MachXO2: When implementing MIPI CSI2 RX interface, can Bank 2 Vccio be connected to 3.3V instead of 2.5V?

  Bank 2 having the LVDS inputs for the MIPI CSI2 RX interface can have the Vccio connected to 3.3V. Refer to 'sysIO Differential Electrical Characteristics' for LVDS under the 'DC and Switching Characteristics' section of the MachXO2 datasheet.

• 697 - Why do I occasionally see invalid 8b10b characters at the PCS/SERDES QUAD RX FPGA FIFO interface even though the PCS link state machine shows correct status?

  When the Lattice SERDES/PCS QUAD is powered up, the PCS recovered clocks are unstable until the RX CDR locks fully to the incoming data. During the time the RX clocks are unstable, the pointers on the PCS RX FPGA interface FIFO (RX FIFO) can reach ...

• 5879 - CrossLink: How to configure the Reference Design MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge for DSI single lane?<div><br></div>

  Please refer to FPGA-RD-02060 Section 3, Design and Module Description. On the project file, modify the rx_dphy which is declared under rx/rx.sbx. On the Receiver section of the IP, modify the RX Interface to DSI and the Number of RX Lanes to one.