3878 - iCE40: What is the state of flip-flops during Power On Reset (POR) in iCE40 devices?

• Related Articles

• 975 - What is the state of Flip Flop outputs at power-up? The reset pins of my design registers are tied to neither GSR nor LSR

  Even if you do not use the GSR/LSR logic in RTL, GSR is always used during bitstream download. During bitstream download all flip flops are held at reset until the download is completed. So, the state of a register's Q output is always '0' or LOW at ...

• 2182 - [Platform Manager 2] Will POR signal be generated when only VCCINP is present and VCCD/VCCA are unavailable, causing a defined state at the OUTx pins?

  For proper operation of asynchronous set/resets of our flip-flops, internal POR generation logic is available. This POR circuitry works by detecting voltage levels of the VCCA, VCCD supply lines. The unavailability of analog and digital supply lines ...

• 5572 - What is the ECP5 IOs state during Power ON and during Before POR?

  Here is the ECP5 IO status during Power ON and during before POR:

• 1666 - Power Manager II: Can I use the RESETb pin on a POWR1014 or POWR1220 to reset other parts of my circuit?

  The RESETb pin on an ispPAC-POWR1014 or ispPAC-POWR1220 is bidirectional (open drain with internal pull-up). Its primary function is to be used as an input so that one can reset the device after it has been powered up. The secondary function of this ...

• 5645 - MachXO2/MachXO3 :Are there any power supply sequence requirement for MachXO2 and MachXO3 devices?

  POR is controlled by VCC and VCCIO0. As such, these banks should be brought up first. The typical I/O behavior during power-up is described below: The internal power-on-reset (POR) signal is deactivated when VCC and VCCIO0 reach VPORUP level. This is ...