975 - What is the state of Flip Flop outputs at power-up? The reset pins of my design registers are tied to neither GSR nor LSR

• Related Articles

• 3878 - iCE40: What is the state of flip-flops during Power On Reset (POR) in iCE40 devices?

  The global reset control signal connects to all Programmable Logic Blocks (PLBs) and Programmable Inputs/Outputs (PIOs) flip-flops on the iCE40 device. The global reset signal is automatically asserted throughout the configuration process, forcing ...

• 655 - How is the Global Set Reset (GSR) used in a design? Do I need to use the GSR symbol or component in my design to use the GSRN pin for the MachXO device?

  For the Lattice MachXO device, all the registers in the device will be reset upon power-up of the device, provided the power-up sequence is clean. This will happen without any additional effort on the part of the user. The software will evaluate the ...

• Lattice Diamond: How do i make sure that Write Enable and Chip Enable for my EBR to be inactive to avoid EBR contents glitch and corruption?

  Description: Users may encounter an INFO message shown below if there design has an EBR and GSR is disabled. chipcheck: INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make ...

• 1666 - Power Manager II: Can I use the RESETb pin on a POWR1014 or POWR1220 to reset other parts of my circuit?

  The RESETb pin on an ispPAC-POWR1014 or ispPAC-POWR1220 is bidirectional (open drain with internal pull-up). Its primary function is to be used as an input so that one can reset the device after it has been powered up. The secondary function of this ...

• 2070 - Power Manager II: What is the POR state of I2C controlled input and output pins in POWR1014A?

  Description:Input pins that are "controlled" by I2C remain in high impedance (high-Z) state as they are not bidirectional pins and they are always inputs. Output pins that are controlled by I2C, will follow the behavior as listed in Table "I2C ...