1705 - What is the start point of “input operation” and the start point of “output operation” after TransFR command in “Leave Alone” I/O State?<br>
The use of the TransFR command is discussed in more detail in TN1087, Minimizing System Interruption During Configuration Using TransFR Technology. This tech note is available from the Lattice web site at the following web link:
http://www.latticesemi.com/Home > Products > CPLD > MachXO > MachXO Application Notes
The inputs will become active after the device completes the configuration (described as phase 3 in the tech note). The outputs will become active after boundary scan is released (described as phase 4 in the TN).
The Delay time is a real time value based upon your PC real time clock. It is used to specify a delay between the completion of the device configuration and when the boundary scan is released (delay between phase 3 and phase 4 in the TN).
Related Articles
6574 - MachXO2/MachXO3: Why is the IO state locked during TransFR Operation of MACHXO3 device?
Description: The IO electrical properties like Drive strength, Slew, Open-Drain, and Pullmodes are preserved (carried over) from the initial configuration. These settings are not cleared unless the device is Power-cycled or loaded with a new ...
7357 - All Nexus: What are the input and output signals timing sensitivity of SEDC IP?
All SEDC input signals will be accepted asynchronously since they will be synced automatically by the SEDC IP internal synchronizer, while SEDC output signals will be synchronous with the input clock (cfg_clk_o of the internal oscillator).
5335 - All FPGA: Does Non-JTAG TransFR support I/O release during TranFR?
Definition: TransFR (Transparent Field Reconfiguration) is a technology that helps minimize system interruption. This is supported through JTAG and Non-JTAG port (example Wishbone). However, there are some disadvantages of Non-JTAG TransFR. It does ...
5154 - MachXO3: In doing background programming with transFR enabled, how does the pin re-configured from being an input to bidi and it's behavior as bidi when device is power cycled?
The I/O electrical properties like drive strength, slew rate, open-drain, pull modes are preserved from the Initial Programming. These settings are not cleared unless the device is power-cycled or loaded with a new bitstream to overwrite these ...
5592 - MachXO3: How to recover from 'Hanging" and waiting for something to continue operation?
Clearing the Configuration Memory and Re-initialization the current user mode configuration of the MachXO3L remains in operation until it is actively cleared, or power is lost. Several methods are available to clear the internal configuration memory ...