5335 - All FPGA: Does Non-JTAG TransFR support I/O release during TranFR?
Definition:TransFR (Transparent Field Reconfiguration) is a technology that helps minimize system interruption. This is supported through JTAG and Non-JTAG port (example Wishbone). However, there are some disadvantages of Non-JTAG TransFR. It does not allow user to release I/Os at a specific time during TransFR. It does not allow user to customized I/O value during TransFR. I/O values are kept as is.
For further information, you may refer to Minimizing System Interruption During Configuration Using TransFR. The document can be downloaded at the Lattice website.
Related Articles
6574 - MachXO2/MachXO3: Why is the IO state locked during TransFR Operation of MACHXO3 device?
Description: The IO electrical properties like Drive strength, Slew, Open-Drain, and Pullmodes are preserved (carried over) from the initial configuration. These settings are not cleared unless the device is Power-cycled or loaded with a new ...
1763 - LatticeXP2: Can I connect the SSPIA primitive such that both the JTAG interface and the user logic in the FPGA fabric can access the SSPI Port?<quote><quote></quote></quote>
No, it is not possible to set PERSISTENCE = ON in order to preserve the JTAG to SPI port in the configuration logic while simultaneously using the SSPIA component to access internal configuration logic from the FPGA fabric (PERSISTENCE = OFF). If ...
5304 - All Devices: Can we access any NON-JTAG port (Wishbone, I2C, SPI or CPU) while SED is running in user mode?
No. While the SED is running if the user tries to access the device using any non-jtag port (like WB, I2C, SPI or CPU) the SED will be terminated.
6179 - How do user program Lattice FPGA after programming a bitstream to the SPI Flash with JTAG_PORT and MASTER_SPI_PORT set to DISABLED?
Description: When JTAG_PORT and MASTER_SPI_PORT is set to DISABLED, user can no longer access the configuration logic through JTAG and MSPI Port. Thus, user can't perform programming with the interface. Solution: To workaround on this, user can ...
1978 - LegacyDevices: What types of JTAG multi chain designs does the Lattice ispVM System software support? </p>
Solution: The Lattice ispVM System software supports multi-chain BSCAN2 designs as described in the application notes AN8081 and AN8083 at: For other types of multi-drop JTAG designs, third party tools have been shown to be of help to connect the ...