1763 - LatticeXP2: Can I connect the SSPIA primitive such that both the JTAG interface and the user logic in the FPGA fabric can access the SSPI Port?<quote><quote></quote></quote>
No, it is not possible to set PERSISTENCE = ON in order to preserve the JTAG to SPI port in the configuration logic while simultaneously using the SSPIA component to access internal configuration logic from the FPGA fabric (PERSISTENCE = OFF). If persistence is off and the JTAG attempts to connect to the SPI port, nothing will happen as the internal configuration mux is switched to the FPGA fabric.
As a potential resolution, you can use an external tri-state buffer on your board and route general purpose I/O pins as your SPI interface from the XP2.
Related Articles
How to enable SSPI programming in MachX03-9400 Development Board
To enable SSPI programming, this is the generic checklist user should follow through: Enable SPI port in Diamond/Radiant Software Tools some device may have Slave SPI port enabled, but it is essential for user to cross-check their project to ensure ...
6179 - How do user program Lattice FPGA after programming a bitstream to the SPI Flash with JTAG_PORT and MASTER_SPI_PORT set to DISABLED?
Description: When JTAG_PORT and MASTER_SPI_PORT is set to DISABLED, user can no longer access the configuration logic through JTAG and MSPI Port. Thus, user can't perform programming with the interface. Solution: To workaround on this, user can ...
1762 - MachXO2: How do I disable to SPI configuration interface so that an external device can use the SPI pins to talk to the FPGA fabric?<br>
If a user wants to connect to an external SPI device post configuration without the EFB or Programming logic, then the option "SLAVE_SPI_PORT = DISABLED" should be set. This will allow the SPI pins to be dual-purpose user pins such that the internal ...
1409 - How can I access the User Flash Memory(UFM) of MACHXO2 device?<BR>
You can access the User Flash Memory(UFM) sector via the internal WISHBONE interface of the Embedded Function Block(EFB) module, external Slave SPI port and exteranl I2C Primary port. In addition, you can also access the UFM sector through the JTAG ...
5304 - All Devices: Can we access any NON-JTAG port (Wishbone, I2C, SPI or CPU) while SED is running in user mode?
No. While the SED is running if the user tries to access the device using any non-jtag port (like WB, I2C, SPI or CPU) the SED will be terminated.