1273 - How can I generate an Intel Hex, or an SREC file from the LatticeMico32 ELF file?

• Related Articles

• 7449 - Timer/Counter IP Core v1.3.0: Why Timer/Counter does not generate interrupt (IRQ)?

  Description: Due to a known issue in Timer/Counter IP Core v1.3.0, user may observed that interrupt is not generated during counter timeout. Solution: To workaround this issue, please revert back to Timer/Counter IP Core v1.2.2. This is scheduled to ...

• 1138 - Mico32: How to compile and link the Mico32 executable code to be either position-independent or relocatable?

  Because the Mico32 compiler does not support the option to generate position-independent code, such as using only relative branch instructions for all code branching, the compiled code will not be position-independent, and it cannot be placed to any ...

• 1272 - Mico32:  How do I reestablish access to the LatticeMico32 debugger without rebooting?

  The LatticeMico32 debugger is accessed using the Lattice USB download cable. Other Lattice tools like ispVM System, Reveal, and Orcastra also use the USB download cable. During development it is common to build and download new FPGA bitstreams. New ...

• 1258 - Mico32: I updated my LatticeMico32 project after installing ispLEVER 8.1SP1 and now it doesn't work. What happened to my platform and how do I get it to work again?

  The LatticeMico32 System Builder software has, from its inception, provided a set of components that provide industry standard interface functions. Four of these components were updated in ispLEVER 8.1SP1. The four components that changed are: RS232 ...

• 7431 - AXI4 Interconnect Module: Why the interconnect return DECERR response when perform AXI4 read/write transaction?

  Description: There is a known issue found in AXI4 Interconnect Module where VHDL parameter assignment is not parse correctly results in wrong internal address decoding. This issue is manifest when the IP is generated in VHDL. Solution: To workaround ...