Yes, the SerDes/PCS is an embedded block and the performance is independent of speed grade.

Only the FPGA core logic is affected by speed grade.