1012 - Will all speed grades of the LatticeECP2/M and LatticeECP3 support the SerDes at 3.125 Gbps?<br>

• Related Articles

• 2381 - LatticeECP3: How do I implement an external reference clock for SERDES?<br>

  Description: The sources of external reference clocks for SERDES can be: Primary Clock pad (PCLK) FPGA PLL Since the extra jitter caused by the FPGA resources to route the clock to the SERDES will be passed onto the transmit data, care must be taken ...

• 1965 - LatticeECP2/M:&nbsp; What do users need to consider when using the LatticeECP2/M Dynamic Clock Select (DCS)?<br>

  Documentation on LatticeECP2/M's DCS is located in page 10-29 of the LatticeECP2/M SysClock PLL/DLL Design and Usage Guide. The link to the Application note(TN1103) can be located here. One of the issues that users will run into when using the DCS is ...

• 7271 - MACHXO3: Why does the Diamond software still allow the LVCMOS10R33 and LVCMOS10R25 IO types on speed grade -5 of MachXO3LF when the documentation says speed grade -6 devices only support them?

  Solution: The datasheet only shows speed grade -6 support for LVCMOS10R33 and LVCMOS10R25 IO types because it can cover all the frequency range up to the fmax parameter of speed grade -6 devices. The Diamond software still allows LVCMOS10R33 for ...

• 271 - Power Manager II: Are there speed grades for different Power Manager II Devices, such as ispPAC-POWR1220AT8 or ispPAC-POWR1014A?

  No, there is only one speed grade for these devices. The clock signal is internal and based off an 8MHz oscillator. The frequency of the internal oscillator ranges from 7.6MHz to 8.4MHz. The 8MHz oscillator then gets divided down to 250kHz for the ...

• 5398 - iCEcube2: Can iCE40UP5k support tristates?

  Solution: iCE40 devices do not support fabric based tristate implementation. Tri-states are implemented using SB_IO primitive (iCEcube2). When "Disable IO insertion" is selected in Synplify Pro, SB_IO primitives do not get added at the IO's and ...