7271 - MACHXO3: Why does the Diamond software still allow the LVCMOS10R33 and LVCMOS10R25 IO types on speed grade -5 of MachXO3LF when the documentation says speed grade -6 devices only support them?

• Related Articles

• 2330 - LatticeECP3: Can LatticeECP3 devices support sub-LVDS IO?

  Description: LatticeECP3 devices do not directly support sub-LVDS IO. But LatticeECP3 can support sub-LVDS IO with an external termination circuit. Please refer to Sub-LVDS Signaling Using Lattice Devices (FPGA-TN-02028) Technical Note available on ...

• 725 - Does the MachXO device family support true LVDS buffers?<br>

  The larger two devices (LCMXO1200 & LCMXO2280) in the MachXO family support True LVDS I/O. To set up "true LVDS" on the input side, connect a 100 ohm terminating resistor across the 'true' and 'compliment' input terminals. On the output side, no ...

• 271 - Power Manager II: Are there speed grades for different Power Manager II Devices, such as ispPAC-POWR1220AT8 or ispPAC-POWR1014A?

  No, there is only one speed grade for these devices. The clock signal is internal and based off an 8MHz oscillator. The frequency of the internal oscillator ranges from 7.6MHz to 8.4MHz. The 8MHz oscillator then gets divided down to 250kHz for the ...

• 1012 - Will all speed grades of the LatticeECP2/M and LatticeECP3 support the SerDes at 3.125 Gbps?<br>

  Yes, the SerDes/PCS is an embedded block and the performance is independent of speed grade. Only the FPGA core logic is affected by speed grade.

• 4773 - MachXO3: Does device support mixed voltage inputs?

  Yes, MachXO3L/MachXO3LF devices support mixed voltage for LVCMOS and LVTTL inputs.