Why FPGA Programming Failure When JTAG Chain Has 7 or More Devices?

Why FPGA Programming Failure When JTAG Chain Has 7 or More Devices?

DESCRIPTION

When programming Lattice FPGA devices via SPI Flash using a JTAG chain, the Erase-Program-Verify (EPV) operation fails deterministically starting from the 7th device in the chain. Chains of 6 devices or fewer complete SPI Flash EPV without issue.
The failure pattern is consistent and reproducible:
  • 1–6 devices in JTAG chain → SPI Flash programming succeeds
  • 7 or more devices in JTAG chain → programming fails on device 7 onward
This has been confirmed on MachXO5-NX. Other Lattice FPGA device families using SPI Flash programming via JTAG may also be affected.

RESOLUTION

  1. A Radiant 2025.2 software patch was deployed as a workaround for this issue.
  2. Please submit an Existing Software Patch request and reference this FAQ to request for: Patch 32062. 
  3. The patch resolves the programming failure observed on device 7 onward
  4. The fix is also planned for inclusion in a future official Radiant release.