6186 - Lattice Radiant Programmer: How user can Flash FPGA binary file (.rbt) and Propel SDK (RISC-V) binary file to Lattice FPGA?
To flash FPGA binary file (.rbt) user can use the provided C source code in the Lattice software installation directory for embedded programming.
C source code for Radiant:
<install_path>\programmer\embedded_source
Example: C:\lscc\radiant\<Radiant version>\programmer\embedded_source
For the Propel SDK (RISC-V) binary file, as of now, it is not possible to load it separately from the bitstream.
Related Articles
7757 - Radiant Programmer: What is Erase, Program, Verify Quad 1 operation used for?
Description: Erase, Program, Verify Quad 1 enables that QE bit to '1'. In general, there are two (2) requirements/steps to enable booting from external SPI Flash through x4 (QUAD Mode) Step 1 - Convert the bitstream file into hex (Quad I/O read mode) ...
Why FPGA Programming Failure When JTAG Chain Has 7 or More Devices?
DESCRIPTION When programming Lattice FPGA devices via SPI Flash using a JTAG chain, the Erase-Program-Verify (EPV) operation fails deterministically starting from the 7th device in the chain. Chains of 6 devices or fewer complete SPI Flash EPV ...
6238 - Lattice Programmer Tool: How to program Lattice FPGA using Programmer?
1. Open Lattice Radiant/Diamond Programmer. 2. Detect the programming cable: -Click "Detect Cable" on most right corner, then choose the first port if you are using only 1 FTDI USB cable. The sequence always starts at 0 which is the allocated address ...
6179 - How do user program Lattice FPGA after programming a bitstream to the SPI Flash with JTAG_PORT and MASTER_SPI_PORT set to DISABLED?
Description: When JTAG_PORT and MASTER_SPI_PORT is set to DISABLED, user can no longer access the configuration logic through JTAG and MSPI Port. Thus, user can't perform programming with the interface. Solution: To workaround on this, user can ...
105 - How can I determine if a LatticeXP2 FPGA configured from internal flash or from an external SPI flash?
The LatticeXP2 can be setup to operate in dual boot mode. Dual boot mode permits the LatticeXP2 to attempt to load a "working" configuration bitstream, and if that bitstream fails to properly configure the FPGA for a "golden" or "failsafe" bitstream ...