6296 - Lattice Radiant: Why do i encountering an error from duplicate modules when running synthesis?
Description:
User is encountering the below error when design is synthesized.
ERROR - Duplicate modules named <> between libraries
Solution:
There are two possible solutions for this error as shown below:
(1) Synplify Pro searches for the work.<VHDL lib> by default causing cyclic dependencies.
The proposed solution is to perform the following:
a. Go to "Project > Active Implementation > Set Top-Level Unit..."
b. Change the library from 'work' to <VHDL lib> (e.g. 'ccr_lat').
c. Click 'OK' then run synthesis.
(2) The cyclic dependencies are also contributed by the top-level filename and its directory.
For this, perform the following:
a. Change the top-level filename that is not similar to the VHDL lib (e.g. from .../ccr_lat/rtl/ccr_lat.vhd to .../ccr_lat/rtl/ccr_lat_top.vhd)
b. Update the top-level on "Project > Active Implementation > Set Top-Level Unit..."
* Note: VHDL Library Name is 'work'*
c. Run synthesis
Related Articles
6492 - Lattice Radiant and Diamond: How do i resolve core0 error when Running reveal analyzer? How to resolve Error "Core0 incorrect pattern readout" while running Reveal Analyzer?
Description: When running the reveal analyzer a "Core0 incorrect pattern readout" error is encountered causing the tool to not generate its desired waveforms. Solution: This can be resolved by making sure that you have the following: 1) JTAG TCK is ...7286 - Verilog Compiler Simulator (VCS) simulation: Error-[URMI] Unresolved modules
Description: In VCS, an error can occur when simulating designs with some foundational IPs. Solution: This is due to the 'include lines in the Verilog files used for the IP/s. Thus, VCS cannot resolve these modules. See the following steps to be able ...7713 - Radiant Synthesis with Synplify Pro: results differ on multiple machines
Description: When using Synplify Pro on different machines, the system environment could cause different behavior. Some symptoms of this issue include the following: 1. The synthesis behavior is different on another machine (e.g. passes or fails on a ...7733 - ECP5 / Diamond 3.14: Why does my design get a Map device oversize error related to PLL for LFE5U-12F in with Diamond 3.14, but completes map successfully in earlier releases of Diamond software?
In Diamond version 3.14, there is a bug where it incorrectly limits the number of PLLs in the device to 0 for LFE5U-12F. Example error message: ERROR - (device oversize error). The number of PLL components needed (1) exceeds the number available. ...6814 - Lattice Radiant: Why do i encounter a synthesis error from my iCE40 Ultra Plus Design, shown below:# ** Error: (vsim-3033) Instantiation of 'SB_HFOSC' failed. The design unit was not found.# ** Error: (vsim-3033) Instantiation of 'SB_IO_OD' failed. The design unit was not found.
Description: Users will encounter a synthesis error when utilizing SB_* primitives on Radiant tool. Solution: SB_* primitives (Example: are SB_HFOSC) are only used in iCECube2 SW. The primitives have their equivalents in Radiant (Example: HFOSC), So ...