725 - Does the MachXO device family support true LVDS buffers?
The larger two devices (LCMXO1200 & LCMXO2280) in the MachXO family support True LVDS I/O. To set up "true LVDS" on the input side, connect a 100 ohm terminating resistor across the 'true' and 'compliment' input terminals. On the output side, no additional circuitry is needed - it is directly driven.
Related Articles
1605 - Does default IO behavior change from device family to device family?
The IO behavior of each Lattice device family could be unique. Some of the device families support pull and bus keeper circuitry for each individual pin, some support such function on a global basis, while others have different pull condition for ...
2330 - LatticeECP3: Can LatticeECP3 devices support sub-LVDS IO?
Description: LatticeECP3 devices do not directly support sub-LVDS IO. But LatticeECP3 can support sub-LVDS IO with an external termination circuit. Please refer to Sub-LVDS Signaling Using Lattice Devices (FPGA-TN-02028) Technical Note available on ...
3862 - iCE40: How to identify true (positive) and complementary (negative) ball functions for Low Voltage Differential Signaling (LVDS) inputs in iCE40 device?
The differential signals ending with 'B' in the Pinout file represent the positive end, and the differential signals ending with 'A' represent the negative end. For example, in the Pinout file, IOL_3A and IOL_3B are differential pins (DPIO). So, ...
6323 - MachXO3: Can the HCSL to LVDS Translation be done in MachXO3 Device?
The MachXO3 can accept with HCSL output when either internal or external parallel termination is ON, so that can convert the current drive to voltage drive, and our differential input buffer can detect the 0/1. And then, the user can use true LVDS to ...
2356 - LatticeECP3: Can I lock the dual-link 7:1 LVDS pins to the left and right sides of a LatticeECP3-17EA device?
Description: Yes. Lattice recommends placing the 7:1 LVDS RX or TX pins on the left or right side of a LatticeECP3 device. If they are locked to both sides, the edge clock should go to both sides through dedicated routing resources. A LatticeECP3 EA ...