7055 - All Nexus: What pins are preferred for output clocks?

• Related Articles

• 578 - How do I use the ispMach4000 global clocks?

  Global clock signals are low skew signals which save macrocells and routing resources when taken advantage of. Use your clocks like normal in your design. Note these cannot be gated clocks. Next using the Constraint Editor connect them to the global ...

• 2070 - Power Manager II: What is the POR state of I2C controlled input and output pins in POWR1014A?

  Description:Input pins that are "controlled" by I2C remain in high impedance (high-Z) state as they are not bidirectional pins and they are always inputs. Output pins that are controlled by I2C, will follow the behavior as listed in Table "I2C ...

• 7197 - All Nexus: What is the default drive strength for I/O pins?

  Description: This article lists the default drive strength for different IO_TYPE for Nexus products. Solution: For Nexus products, these are the default drive strength set in Radiant SW according to the IO_TYPE, and they are applicable for both Wide ...

• 6738 - All Nexus: What is the function of the PCLKDIVTESTINPX pins of the PCLKDIV primitive and what values should these pins be driven?

  The PCLKDIVTESTINPX pins, together with the TESTEN_PCLKDIV and TESTMODE_PCLKDIV on the parameter lists, are signals and parameters used for test modes to test the PCLKDIV primitive in the factory. To enable normal operation, you need to set the ...

• 7721 - All Nexus: Why does the PLL output clock period not accurately show on the simulation?

  To avoid any simulation inaccuracy, use a simulation resolution limit of "10fs" or "100fs". This is a simulation limitation when using "1ps" that would lead to an offset on the clock output period. This is not applicable if the VCO period is ...