7026 - MachXO5-NX: How to fix read access issue with Flash Access IP when lmmi_clk_i is 50 MHz?

• Related Articles

• 6394 - How to resolve the JTAG read/write access issue with Lattice's FPGA that uses JTAG voltage other than 3.3 V?

  Description: Device Constraint Editor Global Bank VCCIO setting for Bank0 & Bank1 "CONFIGIO_VOLTAGE_BANK0/CONFIGIO_VOLTAGE_BANK0" is set to "Auto" by default and the voltage is 3.3V. Solution: To workaround on this, user need to assign the correct ...

• Radiant Programmer: What is Erase, Program, Verify Quad 1 operation used for?

  Description: Erase, Program, Verify Quad 1 enables that QE bit to '1'. In general, there are two (2) requirements/steps to enable booting from external SPI Flash through x4 (QUAD Mode) Step 1 - Convert the bitstream file into hex (Quad I/O read mode) ...

• 6917 - MachXO5-NX: How to speed up the MachXO5-NX (LFMXO5-25) boot/configuration time through its internal flash?

  See below steps to significantly improve the boot/configuration time from internal flash: 1.) In your source project, generate a bitstream that contains the following: * Set the FLASH_CLK_FREQ = 112.5MHz * Set CONFIG_IOSLEW = FAST

• 6121 - Does the Nexus Platform family have an internal access to the configuration area (ex: USERCODE, Unique ID, CFG0, CFG1, etc)?

  Referring to the Table 6.14 in FPGA-TN-02099 for non-JTAG command table, this is the command sets for all non-JTAG configuration ports including LMMI. The command sequence should be no difference as described in FPGA-TN-02099 for NON-JTAG slave ...

• 6984 - MachXO5-NX Development Board: How to access the MachXO5-NX Development Board via SSPI using onboard FTDI?

  To access the MachXO5-NX Development Board via SSPI using the onboard FTDI, the user should follow the steps as described below. 1.) The MachXO5-NX Development Board Setup is shown below.