1806 - Are <b><i>programming</i></b> and <b><i>configuring</i></b> a Programmable Logic Device two different processes?
The meaning of these two terms depends on the programmable logic device (PLD) used. Lattice provides three kinds of technologies in the PLD products you purchase. The technologies are:
- EEPROM based: 4000 family of CPLD's
- SRAM based: ECP2, ECP3, ECP4 families
- Flash/SRAM based: XP, XP2, XO2 families
For the EEPROM based devices the two terms are interchangeable. For the other two technologies there is a distinction between the two terms. Programming refers to the process of erasing and reprogramming the non-volatile memory used to store the devices bitsteam. Configuration refers to the time period the PLD is retrieving the bitstream from the non-volatile memory. The data retrieved is loaded into the PLD's SRAM, which causes the PLD to take on function you have designed it to perform.
Related Articles
2714 - ICE40: What are the programming modes available in LatticeiCE40 device?
The LatticeiCE40 device has the following programming modes : SPI Master: In this mode, a standard SPI Flash is connected to the Device , and the device boots from the external SPI Flash using SPI Master configuration Interface. This is the best ...
Radiant Programmer: What is Erase, Program, Verify Quad 1 operation used for?
Description: Erase, Program, Verify Quad 1 enables that QE bit to '1'. In general, there are two (2) requirements/steps to enable booting from external SPI Flash through x4 (QUAD Mode) Step 1 - Convert the bitstream file into hex (Quad I/O read mode) ...
2125 - What is the device programming time of a Lattice FPGA?
Solution: The time to program a Lattice FPGA is dependent on several factors including configuration mode, programming speed, and device size. Some configuration modes and methods are faster than others. The complete configuration time inherently ...
7204 - How to properly Configure FPGA with on-board programmer using HW-USBN-2A/B?
When configuring FPGA using HW-USBN-2A/B with an on-board programmer, especially Lattice evaluation boards, users must disable the on-board programmer (FTDI) by pulling the reset pin to LOW to have a successful operation. This is to avoid channel ...
1263 - Can the PROGRAMN pin be held low for a period of time during power-up to prevent the FPGA from configuring?
Yes, PROGRAMN pin can be used to hold FPGA from configuring. The are cases where user is using SPI programming mode and would like to control the exact time to begin configuration with PROGRAMN pin. Lattice FPGA enter configuration mode when one of ...