1702 - MachXO2: Which pin should be used for the EFB SPI clock in a MachXO2 design using the hardened SPI core?<jason.livermore@nsn.com></jason.livermore@nsn.com>
The MachXO2 has 2 hardened SPI cores tied to the internal FPGA configuration logic. These cores can be accessed through an internal bus interface (wishbone) by instantiating the Embedded Function Block (EFB) element in HDL code.
The SPI cores have a hardened architecture inside the EFB and specific external configuration pins are required to be tied to the SPI cores. The spi_clk pin for the hardened SPI IP core is routed to CCLK/MCLK pin, which is the dedicated configuration clock port for the SPI programming port.
Further information on the SPI ports can be located in TN1205, in the "Hardened SPI IP Core" section.
Related Articles
2565 - MachXO2/MachXO3: When interfacing with the MachXO2 EFB's SPI IP core, how do I avoid data over-flow and under-flow conditions?
Solution: The MachXO2 EFB contains a hard SPI IP core that can be configured as a SPI Master or Slave. The SPI core communicates with the WISHBONE interface through a set of control, command, status and data registers. The SPITXDR (SPI Transmit Data) ...
5501 - MachXO3: Can MACHXO3 devices be re-programmed over I2C in User Mode, in addition to access Embedded Function Block (EFB)'s Primary hardened User I2C, along with Primary Configuration I2C?
Description: This article explores the possibility of MACHXO3 devices be re-programmed over I2C in "User Mode", in addition to access Embedded Function Block (EFB)'s Primary hardened User I2C, along with Primary Configuration I2C. Solution: Both ...
2313 - LatticeXP2: Is it possible to program the LatticeXP2 SRAM directly using slave SPI mode?
Solution: No, you cannot program SRAM in SLAVE SPI(SSPI) mode. SSPI can only be utilized to program and verify an encrypted or standard JEDEC file into embedded configuration Flash in background mode. It can be used to read the SRAM fuse cells in ...
5108 - Why is there no clock output on MCLK pin after FPGA programs when using USRMCLK macro in the design?
As soon as the device goes to usermode, the USERMCLK and USERMCLKTS are activated. USERMCLKTS needs to be driven high at device wake-up which will tri-state the MCLK pin. Driving USERMCLKTS low enables MCLK to be driven by USERMCLKI.
2043 - LatticeXP2: Can the CSSPIN pin be used as a GPIO in dual-boot mode on the LatticeXP2 device?
Description: When using the LatticeXP2 device in dual boot mode, the FPGA continuously drives the CSSPIN high. The CSSPIN is considered a dual-purpose pin. However while the CFG0 pin = 0, controlling the dual-boot function, it will cause CSSPIN to be ...