1196 - Simulation: ALDEC Active-HDL: How to show signal hierarchy in the Active-HDL Waveform Editor? (I want to see the design hierarchy of a given signal.)

Simulation: ALDEC Active-HDL: To see the design hierarchy for a given signal do the following:

1. Invoke the Active-HDL Waveform Editor.
2. Move your mouse over to the column header at the top of the Waveform Editor (e.g. "Name", "Value", etc).
3. Right click to "Columns" -> "Hierarchy"
4. You will see the "Hierarchy" column appear. Note that the hierarchy does not include the testbench level. i.e. Hierarchy starts at the top level of the design.

Related Articles
1195 - ALDEC Active-HDL: Simulation: How can I make the ALDEC Active-HDL Waveform Viewer zoom in enough to see the details of my simulation?
ALDEC Active-HDL: Simulation: If an Active-HDL Waveform Viewer/Editor won't zoom in enough, the problem is probably in the resolution of the simulation. You check this by selecting from the Active-HDL toolbar Design -> Settings -> Simulation. Look ...
1199 - Simulation: ALDEC Active-HDL: What Active-HDL commands can I issue from the command line? 
Simulation: ALDEC Active-HDL: You can see the commands that can be issued from the command line by starting Active-HDL, then: Help -> On-line Documentation. Select the 'Contents' tab. Expand 'Active-HDL Help'. Expand 'Active-HDL Macro Language' This ...
1200 - Simulation: ALDEC Active-HDL: How can I recompile my testbench without restarting Active-HDL from ispLEVER tool? 
Simulation: ALDEC Active-HDL: For convenience, users may want to make changes to a testbench without exiting Active-HDL. To do this will require the recompiling of the testbench, and restarting the simulation. The simplest way to recompile the ...
3981 - Active-HDL: How to resolve unknowns (X) in timing simulation when the RTL simulation is fine and all constraints are met in Place and Route TRACE? 
For post-route timing simulation, please set the SDF (Standard Delay Format) value and load as Maximal and Yes, respectively, in Aldec design settings. i.e. Step 1: In Aldec Active-HDL, select "Settings" from the Design menu. The Design Settings ...
1198 - Simulation: ALDEC Active-HDL: Why can't Active-HDL find the PCS *.txt file after a restart? ECP2M simulations doesn't work after the initial simulation.
Simulation: ALDEC Active-HDL: If a user tries to run functional simulations after a restart command in the Active-HDL console, the following error might occur: # EXECUTION:: ERROR : Auto configuration file for PCS module not found. PCS internal ...

1196 - Simulation: ALDEC Active-HDL: How to show signal hierarchy in the Active-HDL Waveform Editor? (I want to see the design hierarchy of a given signal.)<br>

1196 - Simulation: ALDEC Active-HDL: How to show signal hierarchy in the Active-HDL Waveform Editor? (I want to see the design hierarchy of a given signal.)<br>

Related Articles

1195 - ALDEC Active-HDL: Simulation: How can I make the ALDEC Active-HDL Waveform Viewer zoom in enough to see the details of my simulation?

1199 - Simulation: ALDEC Active-HDL: What Active-HDL commands can I issue from the command line? <br>

1200 - Simulation: ALDEC Active-HDL: How can I recompile my testbench without restarting Active-HDL from ispLEVER tool? <br><br>

3981 - Active-HDL: How to resolve unknowns (X) in timing simulation when the RTL simulation is fine and all constraints are met in Place and Route TRACE?<br>

1198 - Simulation: ALDEC Active-HDL: Why can't Active-HDL find the PCS *.txt file after a restart? ECP2M simulations doesn't work after the initial simulation.