7064 - MachXO2: Why MachXO2 device internal flash (CFG/UFM) is not fully erase with typical tEraseCFG, tEraseUFM wait cycle when using Embedded Programming.
There is 2 methods to confidently ensure ERASE cycle is completed for MachXO2 with Embedded Programming.
- Follow tErase(max) specification for Erase wait cycle. By following tErase(max) spec, user can ensure that the device will be fully erased.
- Alternately, user may poll the Busy bit in the status register to confirm the Erase is done.
- tErase (typ min/max) = normal distribution of the flash’s characteristics
- tErase(max) = absolute time to wait for the Erase to be complete
Related Articles
3336 - MachXO2: what is the difference between "Flash erase, program, verify, secure" and "Flash erase, program, verify, secure plus"?
"FLASH Erase, Program, Verify, Secure" works as the following steps. 1. Erase the flash 2. Program the flash 3. Verify the flash 4. Secure the device by programming the Security bit This operation will secure the CFG Flash Sectors. For example, user ...1409 - How can I access the User Flash Memory(UFM) of MACHXO2 device?
You can access the User Flash Memory(UFM) sector via the internal WISHBONE interface of the Embedded Function Block(EFB) module, external Slave SPI port and exteranl I2C Primary port. In addition, you can also access the UFM sector through the JTAG ...7757 - Radiant Programmer: What is Erase, Program, Verify Quad 1 operation used for?
Description: Erase, Program, Verify Quad 1 enables that QE bit to '1'. In general, there are two (2) requirements/steps to enable booting from external SPI Flash through x4 (QUAD Mode) Step 1 - Convert the bitstream file into hex (Quad I/O read mode) ...Why FPGA Programming Failure When JTAG Chain Has 7 or More Devices?
DESCRIPTION When programming Lattice FPGA devices via SPI Flash using a JTAG chain, the Erase-Program-Verify (EPV) operation fails deterministically starting from the 7th device in the chain. Chains of 6 devices or fewer complete SPI Flash EPV ...104 - Why does my LatticeXP/XP2 device get hot after programming from Flash?
The LatticeXP and LatticeXP2 internal flash cells program using looping algorithms in order to provide the correct erase or programming timing for flash accesses. This method is critical to providing correct programming of the flash fuses. They also ...