6818 - What is the unit of Delay length and Trace Length of IO Pin layout?

• Related Articles

• 1747 - LatticeECP3: What are the mechanical positions of the mounting holes and J58 pin A1 on the LatticeECP3 IO Protocol Evaluation Board?

  For the Rev C version of the LatticeECP3 IO Protocol evaluation board, the mounting hole positions are at: (0.000, 7.606) - upper left (3.460, 5.940) - upper center (7.606, 7.606) - upper right (0.000, 0.000) - lower left (5.000, 2.040) - lower ...

• 5406 - Can Crosslink device layout be implemented without blind vias? Can I get an example for such layout?

  You can find an example page 7 of the PCB Layout Recommendation for BGA Packages (FPGA-TN-02024) document. The example given has blind vias while the other 3 examples (which is found on pages 16, 17 and 47) are stacked vias. However, it also depends ...

• 508 - Why can't I drive a long PCB trace with a low current setting and get good signal quality?

  LVCMOS IOs driving long PCB traces will often show overshoot at a receiver when the IO output current setting is high. When the IO output current setting is low, the waveforms received can be somewhat distorted on a long PCB trace. This is a common ...

• 850 - Why can't I drive a long PCB trace with a low current setting and get good signal quality?

  LVCMOS IOs driving long PCB traces will often show overshoot at a receiver when the IO output current setting is high. When the IO output current setting is low, the waveforms received can be somewhat distorted on a long PCB trace. This is a common ...

• 121 - How can I view the output IO waveform with IBIS model?

  There are several ways to do that: 1. The typical usage of the IBIS file is to set up a simulation on an IBIS compatible simulator and have the IO output IBIS model drive a PCB trace with a receiver input attached at the end of the PCB trace, then ...