6442 - MIPI for Nexus FPGAs: Does it allowed to assign MIPI signals (clock + data) across multiple different DQS group and implementing multiple MIPI signals (clock + data) in one DQS group?

• Related Articles

• 3017 - Why cannot I pack two registers with the same clock/clock enable/reset signals into one slice after MAP?

  Based on Lattice FPGA architecture, two flip flops in a slice share the same clock/clock enable/reset signals. So the two registers can be packed into one slice if their control signals are same. But sometimes if the reset and/or clock enable signals ...

• 1889 - MachXO2: I want to use the output of one Lattice MachXO2 I/O bank to control power on the board to the remaining VCCIO banks. Is this possible assuming that I will first power up the MachXO2 using only the VCC core and one

  The user can power up the Lattice MachXO2 part using only the VCC core and one VCCIO bank. There are, however, a few constraints: As per the "Typical I/O Behavior During Power-up" section of the MachXO2 Family Data Sheet, the user needs to pick ...

• 2110 - LatticeECP3: How to fix <i>netsanitycheck </i>error when dynamic clock selector drives DDR (Double Data Rate) primitive components?<br>

  LatticeECP3 device requires dedicated or primary clock resources to drive DDR (Double Data Rate) primitive components. The clock nets from the clock input pads to the destination DDR component must use pure primary or dedicated clock nets. If you ...

• 872 - What is the rule of thumb to assign primary clock, secondary clock, or edge clock?

  For fast clocks that need to cover the majority of the FPGA with low skew between registers, use primary clock routing. The trade off when using primary clock routing is that there will be additional injection delay to route into the primary clock ...

• 972 - How is the FIXEDDELAY attribute used and implemented in Single Data Rate (SDR) mode&nbsp;in a LatticeECP3 device?

  In SDR mode, the DELAYB has a fixed value calculated by the tool. This value will compensate for the delay from the input clock buffer through the primary or secondary (no edge) clock network to the input CLK pin of the input IO register. The DELAYB ...