5788 - [Pixel to Byte Converter IP Core]: How to control the input signals (fval_i/dval_i/txfr_en_i/txfr_req_o)?
The fv_i and lv_i signals are only for CSI-2 mode, and unused in DSI mode. The user can leave it undriven if they are using DSI mode. If, however, they are using it for CSI mode, these signals should indicate frame valid and line valid pulses.
The fv_i signal will be used by the module to assert the frame start and frame end signals.
The lv_i is essentially the data valid signal for CSI-2. When data is saved in the buffer and ready for transmission, the IP will assert the txfr_req_o.
Once the transmitter interface is ready to receive the data from the pixel2byte IP, it will drive the txfr_en_i high.
Related Articles
7681 - Pixel-to-Byte IP v1.7.0: Why do I encounter interruption on the MIPI long packet transmission after a while when connecting lp_en_o from P2B v1.7.0 to lp_en_i of DPHY_TX? However, when I delay the lp_en_o by one clock and then connect to DPHY TX,
The lp_en flag needs to be delayed depending on the data type / number of pixel lanes. User would need to fine tune between the lp_en_o and lp_en_i to get the correct transmission.
6197 - All Nexus: Is Pixel to Byte IP's (P2B) RGB666 tightly packed?
RGB666 is only packed, thus, can only see data type 1E. The user can still use RGB666 loosely packed using RGB888 since the mapping are the same. For the loosely packed, it need to zero out input bits [7:6], [15:14] and [23:22]. In pixel-to-byte GUI, ...
7208 - Pixel-to-Byte IP version 1.5: Why does the byte data from Pixel-to-Byte IP version 1.5 shows missing pixels data?
Description: There is a known issue in Byte to Pixel IP version 1.5, which it causes the MIPI data packets missing. Solution: There is no planned fix for version 1.5. Please upgrade the IP to version 1.6 or above.
3039 - [Color Space Converter (CSC) IP Core]: What is the meaning of tags_in and tags_out signals?
The input signal - tags_in - is some combined timings signals, such as hsync, vsync and so on. The output signal - tags_out - will only delay some clocks without any process compared with tags_in (same delay as data signals). The user can combine any ...
6199 - Byte to Pixel of CrossLink: Does the output data valid when lv_o becomes high?
The pd_o outputs as soon as the lv_o is asserted high. So, within lv_o high assertions, data are valid.