5568 - Diamond/MachXO3: How to use the Lattice primitives in this device family?

DescriptionL

Please check the FPGA Libraries Reference Guide.
Open Diamond Software -> Start Page -> Look for the "Reference Guides" -> Diamond [DIAMOND VERSION] FPGA Libraries (PDF version)

Actual Libraries can be found in the following directories which can guide you in instantiations:C:\lscc\diamond\[DIAMOND VERSION]\cae_library\synthesis C:\lscc\diamond\[DIAMOND VERSION]\cae_library\simulation

Solution:
Here's a simple way that you can do to see how some primitives are implemented:
1. Open IP_Express and select any module from the list.
2. Choose VHDL as the module output.
3. Click customize.
4. From the configuration window, click Import IPX to Diamond Project.
5. Right click on the generated IPX and select Open Containing Folder.
6. Open the generated VHD file with the same name as the IPX module.

The generated VHD file is equivalent to the IPX module. You can use either to synthesize the simple design.

Related Articles
871 - Lattice Diamond: EBR: Why are the number of EBR blocks used more than I calculate for a True DPRAM?
Lattice Diamond: EBR: The difference between what you calculate for the number of EBR blocks required and what is eventually used to construct the memory is caused by the implemented hardware architecture having excess memory space available for use. ...
3803 - LatticeECP3: How to get the Bandwidth information about the Fabric Phase Lock Loop (PLL) inside the Lattice ECP3 device?
When a PLL Intellectual Property (IP) core is generated for a Lattice ECP3 device, the IP core version 5.4 or above can calculate the Bandwidth of the PLL depending on the input and output frequencies.
1157 - How many PLLs can use the PLLCAP on the LatticeECP2M FPGA? <BR>
The following excerpt is from the LatticeECP2/M sysClock PLL/DLL Design and Usage Guide, TN 1103. --------------------------------------------------------------------- When an external capacitor pin is used by a PLL on one side of the device, it ...
1958 - [LatticeECP3] How do I find the locations of a preferred PLL and its dedicated clock input pin in a LatticeECP3 device?
In a LatticeECP3 device each dedicated clock input pin is paired to specific PLL. This pairing occurs in a form of a dedicated connection between the clock input pin to that PLL. If a user want to use a PLL directly from a clock input pin, he or she ...
3815 - For the MachXO2 device, how to make dynamic changes to the PLL output frequency? Can the PLL be dynamically controlled by changing the registers? Is a reset required for the PLL after changing these registers
The MachXO2 device has an option to make dynamic update to the PLL. Registers 0 through 11 are user accessible registers. The remaining registers are reserved for Lattice use or read-only access, and the user cannot write these. For more information, ...

5568 - Diamond/MachXO3: How to use the Lattice primitives in this device family?

5568 - Diamond/MachXO3: How to use the Lattice primitives in this device family?

Related Articles

871 - Lattice Diamond: EBR: Why are the number of EBR blocks used more than I calculate for a True DPRAM?

3803 - LatticeECP3: How&nbsp;to get the Bandwidth information about the Fabric Phase Lock Loop (PLL) inside the Lattice ECP3 device?

1157 - How many PLLs can use the PLLCAP on the LatticeECP2M FPGA? <BR>

1958 - [LatticeECP3] How do I find the locations of a preferred PLL and its dedicated clock input pin in a LatticeECP3 device?

3815 - For the MachXO2 device, how to make dynamic changes to the PLL output frequency? Can the PLL be dynamically controlled by changing the registers? Is a reset required for the PLL after changing these registers

3803 - LatticeECP3: How to get the Bandwidth information about the Fabric Phase Lock Loop (PLL) inside the Lattice ECP3 device?