5276 - CrossLink: What is the purpose of reset_n_i signal? Is there any input timing requirement for it?

• Related Articles

• 3017 - Why cannot I pack two registers with the same clock/clock enable/reset signals into one slice after MAP?

  Based on Lattice FPGA architecture, two flip flops in a slice share the same clock/clock enable/reset signals. So the two registers can be packed into one slice if their control signals are same. But sometimes if the reset and/or clock enable signals ...

• Can Avant Global Set/Reset Resources be analyzed through the Static Timing Analysis Tool on Radiant?

  Global Set/Reset resources cannot be analyzed in static timing analysis tool for both Nexus and Avant devices. For usage concerns and implementation of the mentioned resource, Users may refer to Global Set/Reset Usage for Nexus Platform App Note ( ...

• 3614 - iCE40 LP/HX: Does the GBIN[n] pin directly drive the GBUF[n]?

  GBIN[n] doesn't drive GBUF[n] directly. iCECube2 will automatically place it at the right location depending upon the package and type of net such as clock, reset, enable.

• 1666 - Power Manager II: Can I use the RESETb pin on a POWR1014 or POWR1220 to reset other parts of my circuit?

  The RESETb pin on an ispPAC-POWR1014 or ispPAC-POWR1220 is bidirectional (open drain with internal pull-up). Its primary function is to be used as an input so that one can reset the device after it has been powered up. The secondary function of this ...

• 655 - How is the Global Set Reset (GSR) used in a design? Do I need to use the GSR symbol or component in my design to use the GSRN pin for the MachXO device?

  For the Lattice MachXO device, all the registers in the device will be reset upon power-up of the device, provided the power-up sequence is clean. This will happen without any additional effort on the part of the user. The software will evaluate the ...