3124 - Why does my FPGA not work after power up using my own CPU embedded program code?
Lattice provide our customers the verified source code for CPU embedded programming that is located under the installation folder of ispVM System or Diamond Programmer. If you use your own CPU embedded source code, you must make sure that your source code contains the complete command set for ERASE, PROGRAM and VERIFY routines. If your code has commands for PROGRAM only routine, your FPGA likely will not work after power up.
Related Articles
1099 - Lattice Diamond: I/O: How to create a FPGA pinout that will work on the board?
Lattice Diamond: I/O: In modern FPGA designs there are plenty of design constraints in selecting and designing to a FPGA pinout. There are I/O Banks, Edge Clocks, PLLs, DLLs, VREFs, DQS Lanes etc. which must all be managed and drive the selection ...
198 - Diamond: How do users improve the performance of FPGA designs that use Embedded Block RAM (EBR)?
Many times FPGA designs that contain Embedded Block RAM (EBR) do not meet system performance requirements. Here are some suggestions for improving the performance of designs using EBR. There may be a large amount of logic surrounding the EBR. Inspect ...
1698 - ispLEVER Classis: What limitations exist in ispVM Slim Embedded as compared to ispVM Embedded?
The Slim ispVM Embedded (Slim VME) software is intended for use on microcontollers that, in general, has very limited memory resources. The small amount of memory available in these devices limits the types of operations that are available when using ...
831 - PAC-Designer: How do I convert my Logi-Builder design code to ABEL?
PAC-Designer: There are times when the user wants to convert the design to ABEL language to describe the sequence for a Power Manager. Start a simple sequence and add your timers and output states in LogiBuilder. Save the design Compile the design ...
520 - Lattice Power Manager: What is the recommended Programmer to be used for Power Manager II devices?
Previously, ispVM EMBEDDED (ispVME) was recommended used for Power Manager II devices just as it is with Lattice FPGA's and PLD's. However, This tool is obsolete and is no longer recommended to be used by the customer. Instead, customer can use ...