3124 - Why does my FPGA not work after power up using my own CPU embedded program code?<br>

• Related Articles

• 1099 - Lattice Diamond: I/O: How to create a FPGA pinout that will work on the board? <br>

  Lattice Diamond: I/O: In modern FPGA designs there are plenty of design constraints in selecting and designing to a FPGA pinout. There are I/O Banks, Edge Clocks, PLLs, DLLs, VREFs, DQS Lanes etc. which must all be managed and drive the selection ...

• 198 - Diamond: How do users improve the performance of FPGA designs that use Embedded Block RAM (EBR)?

  Many times FPGA designs that contain Embedded Block RAM (EBR) do not meet system performance requirements. Here are some suggestions for improving the performance of designs using EBR. There may be a large amount of logic surrounding the EBR. Inspect ...

• 1698 - ispLEVER Classis: What limitations exist in ispVM Slim Embedded as compared to ispVM Embedded?

  The Slim ispVM Embedded (Slim VME) software is intended for use on microcontollers that, in general, has very limited memory resources. The small amount of memory available in these devices limits the types of operations that are available when using ...

• 1597 - LatticeXP2: Can I configure LatticeMico32 to run my application after the FPGA is configured, and still have access to LatticeMico32 debug features?<br>

  Description: The LatticeMico32 tutorial describes a process for generating a platform intended for use on hardware that has not been fully configured. This initial version is considered a development platform image. The development platform permits ...

• 1048 - Lattice Diamond: Synthesis: Synplify Pro: How to change the type of memory resources Synplify Pro uses when using inferred memory in HDL code?<br>

  Lattice Diamond: Synthesis: Synplify Pro: In many cases HDL code that infers a memory is implemented as EBR-based memory. This can cause issues for a customer who needs to be able to reset this memory to zero during operation. The Synplify compiler ...