Radiant Xcelium: Error "child process exited abnormally" when compiling radiant simulation libraries for XCELIUM simulator?
Description: When using Xcelium to compile device simulation libraries, below error might be encountered by users:
"child process exited abnormally"
Solution:
This is a known issue to specific to unsupported Xcelium versions only. We recommend using a version of Xcelium that is supported based on each Radiant version release notes.
Related Articles
Diamond version 3.13 and older Compiling libraries error: couldn't execute "echo": no such file or directory
Description: In Diamond, when using the cmpl_libs tcl command, the script may return an error if it includes compiling the MachXO3D library. Solution: There is no planned fix for this issue in Diamond. To work around this, for non-MachXO3D devices, ...
Cadence Xcelium: How to resolve Cadence Xcelium library issues?
The user has to compile both uaplatform and device (i.e., lfcpnx) libraries. uaplatform contains generic library functions like LUT4, BB, standard cell libraries etc and lfcpnx library contains device-specific libraries. While specific device library ...
Are Cadence NC-Sim and Xcelium supported in Diamond?
For simulation, Lattice supports Cadence NC-Sim. Please see the additional notes below. Simulation libraries follow the Verilog/VHDL LRM, so moving from older to newer simulators should not be an issue. Moving from newer to older simulators may cause ...
Verilog Compiler Simulator (VCS) simulation: Error-[URMI] Unresolved modules
Description: In VCS, an error can occur when simulating designs with some foundational IPs. Solution: This is due to the 'include lines in the Verilog files used for the IP/s. Thus, VCS cannot resolve these modules. See the following steps to be able ...
VCS simulation error: Error-[XMRE] Cross-module reference resolution error
Description: When using the VCS simulator, this error may appear if you have not included GSR in your testbench. Solution: GSR_INST and PUR_INST should come from testbench so this should be included manually. See below for example: vcs -sverilog ...