7241 - Radiant: How to initialize register values when using LSE synthesis tool?
Description:
When initializing the register values using LSE, initializing like below will call the register initialization at post synthesis:
Solution:
To fix this issue, initialize the value of the register under the always block, see example below:
This is caused by synthesis of LSE on register blocks.
Related Articles
7257 - Diamond and Radiant version 2023.2 SP1 and older: HDL Parameter set under Active Implementation options not taking effect in VHDL design when using LSE
Description: In Diamond and Radiant 2023.2 SP1 and older, while using LSE as the Synthesis Tool, the HDL Parameter in Active Implementation options may not take effect. Solution: This is a known issue for VHDL designs. See the following code: ...6467 - Radiant: Does Radiant tool has documentation for Feature Row modification using Programming File Utility?
Description: Yes there is an existing documentation for this. The user has to create a project in Radiant and run through Export Files. Then .fea file is created inside the implementation folder. The next steps are discussed in Radiant's Help. User ...6529 - All FPGA: Why does PLL outputs' constraints does not propagate from ldc/fdc/sdc to Synthesis using both SynplifyPro & LSE?
Description: Lattice Diamond software does not use any pre-synthesis constraint file (SDC/LDC/FDC). Solution: There is a workaround to compensate for the limitation. Once the user has created any pre-synthesis constraint file, synthesize the design ...7306 - Radiant 2023.2: Why does Synthesis fail when using SynplifyPro on Ubuntu 22.04?
Description: Radiant 2023.2 and lower versions are not officially supported on Ubuntu 22.04. We highly suggest using the official supported Linux platform mentioned in each software version release notes since those operating systems are Software QA ...6565 - Radiant: How to move a FF (register ) to IOB pins or move IOB to an internal register FF?
Description: The user can use the synthesis attribute syn_useioff to perform the two conditions: moving Register (FF) to IOB pins or move IOB to an internal Register (FF). Solution: Verilog example: module test (a, b, clk, rst, d) /* synthesis ...