7734 - QuestaSim / ModelSim : How to use User-defined Radix?

Solution:

Normally, this appears gray by default. However, it is fully supported in QuestaSim / Modelsim Lattice Edition.

To enable this, a User-defined Radix needs to be set first before this option is enabled.

 

See the following command: radix define test {2'h0 "IDLE", 2'h1 "RUN"}

 

Once entered, it will now appear as an option:

• Related Articles

• 7765 - QuestaSim: simulation takes long and error out "failed to start simulation kernel"

  Description: Users try to run any simulation with QuestaSim. It will take a long time to run, possibly hours. It eventually errors out "failed to start simulation kernel". Solution: Please try the following steps. If the problem persists, you may ...

• 6230 - Radiant Modelsim: How to launch Modelsim from the terminal?

  To launch the modelsim from terminal, use below command: $ <radiant install path>/lscc/radiant/3.1/modeltech/linuxloem/vsim& Example: $ /home/ubuntu/lscc/radiant/3.1/modeltech/linuxloem/vsim&

• 6051- Lattice Diamond Simulation: How to run the simulation with optimization enabled using a standalone version of Modelsim or Questasim software? (Not OEM version)

  1. Run Diamond’s Simulation Wizard as you normally would. The standalone version of Modelsim/Questasim should be linked within Diamond’s options instead of the OEM version (Tools > Options > Directories). 2. When Modelsim/Questasim opens, Compile the ...

• 7327 - ModelSim / QuestaSim: simulation error using a node-locked license in a remote desktop connection

  Description: The following errors may appear: # ** License Issue: License request for latticemsim feature failed # ** License Issue: No such feature exists. (C:\ispLEVER_Classic2_1\license\license.dat) # ** License Issue: Cannot find license file. ...

• 7378 - All FPGA: What does the inferred clock warning "WARNING <2019993> - MT420 |Found inferred clock...with period...Please declare a user-defined clock on..."?

  Description: WARNING <2019993> - MT420 |Found inferred clock cpu_pll_ipgen_lscc_pll_Z21_layer0|clkop_o_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net cpu_system_i.cpu_pll_i.lscc_pll_inst.clk_50M. Solution: The ...