Lattice Radiant: What does this warning mean&nbsp;<b><i>"Generated_clock: not connect to any master clock pin."</i></b>?

• Related Articles

• 3642 - Diamond: Why does the following warning message appear in Spreadsheet View of the software when a single-ended clock pin in the design is assigned to a Primary Clock port?

  Description: WARNING - Warning -The clock port [RCLK] is assigned to a non clock dedicated pin [D14], which might affect the clock performance. Solution: In the Spreadsheet View of Lattice Diamond Software, if the clock pin is assigned to a ...

• 7688 - [All Nexus] Why Lattice Radiant tool shows Error <71241012> The clock port [clock_name] is assigned to a non-clock pin ?

  This error appears when you are assigning a clock port to a non-clock pin. To resolve this, you can force Radiant tool to use this attribute in the .pdc file: ldc_set_attribute {USE_PRIMARY=FALSE} [get_nets {clock_name}_c] Example: ldc_set_attribute ...

• Synthesis warning: Skipping pad insertion on &lt;pin&gt; due to black_box_pad_pin attribute.

  Description: In synthesis, the user may encounter this warning if the synthesis tool skips the IO pad insertion when a 'black_box_pad_pin' attribute is found on the port. Solution: Users may refer to the following from Radiant Help for ...

• 6127 - Radiant: Is there any documentation that explains the error and warning messages produced in Radiant?

  Description: We do not have documentation on the errors or warnings generated by Radiant. Usually, the errors and warnings are described in Radiant software itself. In some cases, warnings and errors are not too verbose for the user but we are ...

• Lattice Diamond: What does the [31:0] bits in Control Register 0 mean?

  The Control Register is used to control the device during and after a configuration. [31:30] Core CLK SEL Control bits to set the core clock frequency respect the internal oscillator frequency. 00 Fosc/2 01 Fosc/4 10 Fosc/5 11 Fosc/6 29 WKUP TRAN ...