Diamond: What environment variable allows users to see the internal Reveal file when Reveal Inserter / Analyzer is implemented?

• Related Articles

• 380 - ispLEVER Classic/Diamond Reveal Analyzer: using a JTAG chain with multiple devices

  Reveal Logic Analyzer can be used for On-Chip Debug even if the targeted device is a JTAG chain with multiple devices. Use ispVM to define the JTAG chain and the position of the targeted device in the chain. Then, save the chain (.xcf) file and ...

• 2795 - Diamond: How do I create a new Reveal Analyzer file without deleting an existing .rva file in my Lattice Diamond project directory?

  Reveal Analyzer Wizard launched by clicking on Reveal Analyzer button creates a new .rva file only if there is no .rva file in your Lattice Diamond project directory. You cannot create a new Reveal Analyzer file with Reveal Analyzer Wizard with ...

• Radiant: IP signals are grayed out in Reveal Inserter

  Description: In Radiant, users may see that they are unable to trace some IP signals in Reveal Inserter. It will appear grayed out like the following: Solution: Please check if the IP you are using has an option to remove Tristate Buffers. If so, ...

• 5075 - How to use Reveal with Soft JTAG for debugging the design?

  See the following example from the CrossLink/LIFMD device family, which does not provide a hard JTAG block. Therefore, Reveal JTAG support is implemented using Soft JTAG debugger logic and GPIO pins will be used for four JTAG pins (JTAG_TCK, ...

• 2692 - Reveal: How do I get further detail for the "Failed to read design" error message in Reveal Inserter?<br><br>

  When the design input is RTL, Reveal Inserter has to read or parse the design to provide the list of debug-able internal nodes. If it encounters errors, Reveal Inserter simply reports "Failed to read design". As Reveal Inserter uses the same parser ...