Diamond / Synplify Pro: "WARNING - MT116 |Paths from clock (<clk1_name>:r/f) to clock (<clk2_name>:r/f) are overconstrained because the required time of <delta value="" in="" ns="">ns is too small."</delta></clk2_name></clk1_name>
In Diamond with Synplify Pro as the synthesis tool, these warnings can be observed in the CCK report and the SRR file:
CCK Report:
Related Articles
Diamond / Synplify Pro: Can the user ignore the "Unsupported property <parameter_name> found - ignoring" warnings of specific parameters when synthesizing using Synplify Pro?
Yes, these warnings are safe to ignore. These warnings occur because, for any Verilog parameter or localparam, Synplify Pro will pass it with a value into EDIF as part of the original design info. Since such property cannot be recognized by ...
2128 - Diamond / Synplify Pro: Does the warning "@W:MT246 Blackbox EHXPLLJ is missing a user supplied timing model" have any negative effect on the timing analysis and optimization, or the Quality of Results?
Description: In Diamond and when using Synplify Pro as the synthesis tool, this warning "@W:MT246 Blackbox EHXPLLJ is missing a user supplied timing model" can occur when performing synthesis with an instantiation of any IP core using IPexpress. ...
Diamond: What is the usage of the synthesis strategy setting "Frequency" of Synplify Pro/Lattice LSE?
The frequency setting only applies to clocks with undefined frequencies through the SDC constraints create_clock and create_generated_clock constraints. As observed in the screenshots, Synplify Pro accepts SDC constraints through the Synthesis ...
Diamond / Synplify Pro: Why is the Frequency for Synplify Pro Strategy Setting is set to 1 MHz when using the Area preset strategy?
When selecting Area preset strategy, the Frequency setting on the Synplify Pro will change to 1 MHz. If the user changes Frequency setting this to a mid or higher value, the optimization will try to meet that higher frequency and therefore the area ...
3782 - Diamond: How to use the <font face="Verdana">IEEE_PROPOSED library in my VHDL code in Synplify Pro?
The Synplify Pro that comes with Diamond does not support IEEE_PROPOSED Library explicitly, as all the packages of IEEE_PROPOSED are now implemented in IEEE Library only. To enable the IEEE_PROPOSED library packages for a design, follow these steps: ...