Diamond: If the Map Design summary report indicates "JTAG used: No.", does this mean that the JTAG port is disabled?

The Map report > Design Summary > "Jtag Used" field indicates if the JTAG primitive is used for the design. If you want to use JTAG primitive in your design, you need to instantiate the JTAG module.

Related Articles
Radiant versions 2023.1 and 2023.2 "Error 71241007 Map ERROR <71241007> - When JTAG_PORT and SLAVE_SPI_PORT are both set to user mode (disabled), at least one of SLAVE_I2C_PORT or SLAVE_I3C_PORT must be enabled"
Description: In Radiant versions 2023.1 and 2023.2, when the user sets all of the configurations ports as DISABLED on the Device Constraints Editor - Global Tab, the user will experience the following error: "Error 71241007 Map ERROR <71241007> - ...
ECP5 / Diamond 3.14: Why does my design get a Map device oversize error related to PLL for LFE5U-12F in with Diamond 3.14, but completes map successfully in earlier releases of Diamond software?
In Diamond version 3.14, there is a bug where it incorrectly limits the number of PLLs in the device to 0 for LFE5U-12F. Example error message: ERROR - (device oversize error). The number of PLL components needed (1) exceeds the number available. ...
5075 - How to use Reveal with Soft JTAG for debugging the design?
See the following example from the CrossLink/LIFMD device family, which does not provide a hard JTAG block. Therefore, Reveal JTAG support is implemented using Soft JTAG debugger logic and GPIO pins will be used for four JTAG pins (JTAG_TCK, ...
2715 - Diamond: What does the "potential loop circuits" section of the <em>Place and Route TRACE</em> report mean?
The "potential loop circuits" section of the TRACE report lists all paths that cannot be analyzed because of asynchronous loops in the circuit. The most common type of asynchronus loops are combinational logic loops that do not include any registers ...
3898 - Diamond / IPExpress: Why is IPexpress disabled for ECP5?
Solution: LatticeECP5 is supported by Clarity Designer, a new tool within the Lattice Diamond software environment that addresses the need to be able to generate and plan multiple design blocks within a customer's design. Clarity Designer is used for ...

Diamond: If the Map Design summary report indicates "JTAG used: No.", does this mean that the JTAG port is disabled?

Diamond: If the Map Design summary report indicates "JTAG used: No.", does this mean that the JTAG port is disabled?

Related Articles

Radiant versions 2023.1 and 2023.2 "Error 71241007 Map ERROR &lt;71241007&gt; - When JTAG_PORT and SLAVE_SPI_PORT are both set to user mode (disabled), at least one of SLAVE_I2C_PORT or SLAVE_I3C_PORT must be enabled"

ECP5 / Diamond 3.14: Why does my design get a Map device oversize error related to PLL for LFE5U-12F in with Diamond 3.14, but completes map successfully in earlier releases of Diamond software?

5075 - How to use Reveal with Soft JTAG for debugging the design?

2715 - Diamond: What does the "potential loop circuits" section of the <em>Place and Route TRACE</em> report mean?

3898 - Diamond / IPExpress: Why is IPexpress disabled for ECP5?

Radiant versions 2023.1 and 2023.2 "Error 71241007 Map ERROR <71241007> - When JTAG_PORT and SLAVE_SPI_PORT are both set to user mode (disabled), at least one of SLAVE_I2C_PORT or SLAVE_I3C_PORT must be enabled"