Diamond 3.12 version SP1 and older: Synthesis fails when Synplify Pro is used on Intel 11th gen and above processors

• Related Articles

• Synplify Pro on Diamond version 3.13 and older: evaluation of mixed real-integer expressions is wrong

  Description: On Diamond 3.13 and older, when using Synplify Pro as the Synthesis Tool, the evaluation of mixed real-integer expressions is wrong. Solution: For such expressions, please include ".0" until this can be fixed in a future version of the ...

• 7713 - Radiant Synthesis with Synplify Pro: results differ on multiple machines

  Description: When using Synplify Pro on different machines, the system environment could cause different behavior. Some symptoms of this issue include the following: 1. The synthesis behavior is different on another machine (e.g. passes or fails on a ...

• 7562 - Radiant: The synthesis design process does not complete when synthesis is run on Synplify Pro OEM

  In Radiant, the synthesis and post-synthesis processes are a combined process under "Synthesize Design". When you run synthesis using the standalone version of Synplify Pro, this version generates a .vm file which will be used to run post-synthesis ...

• 735 - Lattice Diamond: Synthesis: Synplify Pro: How can I make Synplify Pro infer registers instead of RAM?

  Lattice Diamond: Synthesis: Synplify Pro: There might be situations where you have written Verilog or VHDL code which infers a memory. However the design tools are implementing this as distributed RAM, which can't be initialized or preset to zero. ...

• Diamond: What is the usage of the synthesis strategy setting "Frequency" of Synplify Pro/Lattice LSE?

  The frequency setting only applies to clocks with undefined frequencies through the SDC constraints create_clock and create_generated_clock constraints. As observed in the screenshots, Synplify Pro accepts SDC constraints through the Synthesis ...