7620 - LatticeECP5/TRI-RATE SDI PHY IP Core: Can the device utilize 3G-SDI?

• Related Articles

• 6138 - [ECP5]Can Tri-Rate Serial Digital Interface (SDI) PHY IP also support ECP5 devices?

  Solution: The Tri-Rate Serial Digital Interface (SDI) PHY IP only supports ECP3 devices.

• 2294 - DDR3 PHY:  What is the maximum DDR3 device loading that can be driven by the Lattice DDR3 controller IP core?

  Both the data and address/command bus loading factors should be considered to answer the question. The Lattice DDR3 controller and DDR3 PHY IP cores were validated to allow up to two-DDR3 data pin loading on the DQ, DQS and DM signals at the rate of ...

• 7760 - What are the associated MII/GMII interface clock domains in Tri-Speed Ethernet (TSE) IP v1.7.1 and earlier, and which versions does this apply to?

  This article clarifies the clock domain assignments for the MII/GMII interface as described in the Tri-Speed Ethernet IP User Guide (FPGA-IPUG-02084-2.2). The table below includes an amended version of the original documentation to help users ...

• 7115 - UART 16550 IP Core: What is the custom baud rate support range for UART 16550 Propel IP Core?

  Description: UART 16550 Propel IP Core supports custom baud rate in the range of 2400 to 1000000, which is stated in IP GUI custom baud rate parameter. There is a known documentation bug where custom baud rate supported was stated as 1 to 999999 ...

• 3524 - Lattice ECP3: How can we access configuration registers of Lattice Tri-Speed Ethernet MAC (TSMAC) IP Core ?

  Configuration registers of Tri-Speed Ethernet MAC (TSMAC) IP Core can be accessed through Host Interface. Also, values for particular registers can be hard coded in the ts_mac_core.v file if you are not using any host interface module in your design.