7444 - IP Packager: How to create a license requirement when creating an IP?
Please find below steps on how to enable the license requirement when packaging your IP via IP Packager.
1. In your top-level RTL file, add the license string that is quoted with an asterisk and inside parentheses before the "module" syntax.
Example:
(*LSC_IP_SC_HT_CITROBITS_MC*) module counter ();
....
...
..
.
endmodule
2. Add the rtl file in the IP packager and make sure to enable the Encryption checkbox.
3. Packaged the IP to generate the *.ipk file.
4. Open Radiant/Propel and install the IP using the *.ipk file
5. Generate the IP in Radiant/Propel
Few notes:
a. If your client does not have the proper license and did not enable the "IP Evaluation" feature on the Strategy Settings of Radiant, they will encounter the error below during Bitstream Generation:
b. If your client does not have the license, and enabled the "IP Evaluation" feature on the Strategy Settings, they will be able to generate a bitstream but it will be encrypted and will have a 4-hour evaluation time limit.
Related Articles
7085 - Diamond: Is there an IP Packager counterpart?
Description: There is no IP Packager counterpart in Diamond. The only available workaround is creating an NGO/Black Box file. Here is the FAQ and guide in Lattice Diamond Help on how to implement this.7166 - IP Packager: How to add VHDL libraries inside IP Packager?
After setting up the "IP RTL Library Path", please click the "Add Ref" button to select the reference RTL file (libraries) in the IP RTL Library Path. Note that this file is not packaged into the IP and will serve as a reference file only. For more ...5519 - Clarity Designer on Linux: Cannot create IP
Description: When using Diamond on Linux, users may encounter issues when creating an IP on Clarity Designer. Solution: This may be because the file or directory in the Linux system library file is missing. The user can install libXScrnSaver (X11 ...7060 - Radiant: When to use a create_clock or create_generated_clock constraint? What are the consequences if a create_clock constraint is used instead of a create_generated_clock constraint?
Use create_clock constraints when the clock is coming from an input port. Use create_generated_clock constraints when the clock is generated from a module or circuit inside the FPGA design through multiplication or division of a base clock. The ...7776 - Radiant / Third-Party Simulation Tools: How to simulate a PCIE IP in Synopsys VCS or Cadence Xcelium?
Description: This example details the simulation flow for a PCIe server IP targeting the MachXO5 device using manual Radiant library references in VCS. or Xcelium The process includes configuring environment variables, generating the IP from the ...