7223 - Radiant 2023.2 SP1: Why does Lattice PCIe X4 IP v2.3.1 ModelSim simulation using Radiant 2023.2 SP1 show an error "Fatal: (vsim-3381) Obsolete library format for design unit. Design unit ../RadiantIPLocal/latticesemi.com_ip_pcie_x4_2.3.1/testbench/
Description:
This is a bug in Radiant 2023.2 SP1
Solution:
The obsolete library format error can be resolved by following the steps below.
1) In the ModelSim environment, on the left-hand window (Library pane)
2) Right-click the library specified on the error message, in this case it is 'pcie_tb', choose the 'Refresh' option. This will start the library refresh process.
3) After that go back to run the file_name.mdo
Related Articles
111 - ModelSim: Fatal: vsim-3381 Obsolete library format for design unit.
Description: Fatal errors may be encountered when a design is loaded in Modelsim (VSIM). Designs using pre-compiled Lattice device models like the Physical Coding Sublayer logic, like the PCSD in the LatticeECP3 FPGA, are compiled for a specific ...
1242 - Simulation: Modelsim: What does "Fatal : Obsolete library format for design unit" Modelsim error mean?
Simulation: Modelsim: If the simulation libraries or your design files are compiled with an older version of Modelsim (for example, Modelsim 6.3) and are now being loaded (VSIM) into a newer version of Modelsim (for example, Modelsim 6.5), you will ...
6484 - ModelSim error on IP instantiation: (vsim-3033) Instantiation of 'MULTADDSUB36X36' failed. The design unit was not found.
Description: This error can occur when the Simulation tool uses the wrong libraries for your design. Solution: Go to the ModelSim File menu, then select Source Directory... Select the directory where your work library is located. Then, go to the ...
7019 - OEM Modelsim: Fatal: (vsim-3693) The minimum time resolution limit (10fs) in the Verilog source is smaller than the one chosen for SystemC or VHDL units in the design. Use the vsim -t option to specify the desired resolution.
Description: When running simulation wizard directly on a design which includes a PLL, a fatal error is encountered as given below ** Fatal: (vsim-3693) The minimum time resolution limit (10fs) in the Verilog source is smaller than the one chosen for ...
7144 - Modelsim error: "Fatal: SDF files require Lattice FPGA Edition primitive library"
Description: In ModelSim, this error can be encountered if necessary libraries are missing to simulate the design. Solution: To work around this issue, please try including the following in the testbench (ecp5u used as an example): library ecp5u; use ...