7186 - MachXO3LF/DC-SCM LTPI: Why does the LTPI IP not respond with Accept frame to the SCM?

• Related Articles

• 2022 - Do Lattice XAUI PCS solutions only allow Ethernet frame sizes between 64 and 1518 bytes as specified in IEEE 802.3ae?

  There is no limitation on the Ethernet frame size as far as the Lattice XAUI PCS cores (LatticeSC flexiPCS Core and XAUI PCS IP Core for LatticeECP2M) are concerned. The XAUI PCS cores will allow transmission and reception of any frame size, ...

• 1723 - CPRI:  Can Lattice CPRI IP core (Common Public Radio Interface) support auto-negotiation?  

  Lattice CPRI IP core (Common Public Radio Interface) itself provides the auto-negotiation function. There is a state machine that will automatically go through a searching state from one line rate to the next line rate, eventually it will find the ...

• 5788 - [Pixel to Byte Converter IP Core]: How to control the input signals (fval_i/dval_i/txfr_en_i/txfr_req_o)?

  The fv_i and lv_i signals are only for CSI-2 mode, and unused in DSI mode. The user can leave it undriven if they are using DSI mode. If, however, they are using it for CSI mode, these signals should indicate frame valid and line valid pulses. The ...

• 1315 - PCIE IP: Why is a DRC error generated associated with the PCI Core signal/pin serrn (SERR#)?

  SERR# is defined as an Open-Drain pin in the PCI Local Bus Specifications. In certain PCI applications, a PCI agent might be required to monitor the SERR# pin so that the agent can properly respond to the system error condition. When using one of the ...

• 1991 - SGMII and Gb Ethernet PCS IP Core: How many idle ordered sets will the IP's Clock Tolerance Compensation logic insert or delete during an inter-packet gap period?

  The Clock Tolerance Compensation (CTC) logic in the SGMII and Gb Ethernet PCS IP Core performs both idle ordered set insertion when the CTC FIFO low watemark is reached and idle ordered set deletion when the CTC FIFO high watemark is reached. CTC ...