7170 - CertusPro-NX/MPCS: In a multiple lane MPCS-G8b10b design, why does RX lanes shows all zero data?

• Related Articles

• 6236 - PCIe for Nexus FPGAs: What is the total amount of PCIe interfaces in CertusPro-NX-100 with different lanes?

  The PCI Express Link Layer Quad for all CertusPro-NX devices has four PIPE interfaces that can be used in different number of links. This can provide the maximum flexibility, depending on the bandwidth of the application requirements. The PCIe link ...

• 6977 - [CertusPro-NX] Serdes/PCS: Why does the MPCS-8b10b IP fails in x8 lane simulation?

  Solution: The issue has been fixed in Radiant 2023.2 (MPCS IP version 1.4.2 or later).

• 7763 - I3C Controller IP - Where can I download the Out of the Box Design Example

  Please refer to below information: I3C IP User Guide : https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/ipcores04/i3c-controller Navigate to the IPUG from the link: Documentation > Quick Reference > User Manual > ...

• 7743 - How to implement Gigabit Ethernet in Certus-NX, CertusPro-NX, MachXO5-NX and CrossLink-NX FPGAs?

  Lattice currently recommends the following for implementing Gigabit Ethernet interfaces: CertusPro-NX FPGAs: Use SERDES-based SGMII or RGMII Certus-NX, MachXO5-NX, and CrossLink-NX: Use RGMII These recommendations are based on updated LVDS-based ...

• 6798 - MIPI for CertusPro-NX/CrossLink-NX: What is the maximum CSI RX Bandwidth?

  Please refer to aggregated bandwidth: CertusPro-NX: (softIP: sysIOx3 banks ==> 1.5Gbps 4lane x 3 ports ==> 18Gbps) Crosslink-NX: (hardIP: 2 ports ==> 2.5Gbps 4lane x 2 ports ==> 20Gbps) + softIP ==> (total 38Gbps)