7149 - Nexus Devices: What is the maximum SPI Flash size that Nexus devices can boot?
Nexus devices can boot up to 4 Gb as long as Control register 1 bit 14 (32-bit SPIm Commands) and bit 17(32-bit SPIm Address) is set to 1. See below:
By default device boots at three byte address and three byte commands settings. By setting these bits to 1 then it will enable 4 byte addressing up to 4 Gb.
These settings can be set through the NVCM or through the Control Register 1 of the bitstream.
Related Articles
7044 - MachXO2/XO3: How to have successful dual-boot with SPI flash with MachXO2/MachXO3 devices?
To have successful dual-boot for MachXO2/MachXO3 please change CRC settings of the generated bitstream of Lattice Diamond Software using the Deployment tool. See below for the steps: 1.Open Deployment Tool then select File Conversion and Bitstream: ...7757 - Radiant Programmer: What is Erase, Program, Verify Quad 1 operation used for?
Description: Erase, Program, Verify Quad 1 enables that QE bit to '1'. In general, there are two (2) requirements/steps to enable booting from external SPI Flash through x4 (QUAD Mode) Step 1 - Convert the bitstream file into hex (Quad I/O read mode) ...2301 - What are the differences between the specific SPI Flash devices listed in the Lattice programming software tool?
Solution: Users wishing to program a SPI Flash device with either ispVM System or Diamond Programmer are required to select a specific make and model of the targeted SPI flash device. The software utility separates the selections by manufacturer and ...1663 - MachXO2: How can I force to boot from the “golden boot” image in the external SPI Flash when using the dual boot feature?
The MachXO2 has a dual boot feature that works in an automatic mode. If the image loaded from the internal flash is found to have an issue (CRC error), or if the internal flash is erased, then the part will automatically try to load the golden image ...7315 - MACHXO3: Why I cannot perform SPI programming after enable dual boot to configure from external SPI flash
Description: MACHXO3 device share the same SPI SysConfig ports for both SSPI and MSPI configuration mode. The Configuration(CFG) MSPI is designed to be bus friendly, i.e. when it's not actively booting, all MSPI pins are tri-stated. It's possible to ...