7137 - MachXO2/MachXO3: Why are there excess lines of pages in jed file vs the documented CFG programmable pages?

• Related Articles

• 534 - MachXO: Why can't I scan or program the MachXO device on the MachXO Mini board after I programmed my pattern into the device?

  The MachXO JTAG pins on the MACHXO Mini board share the same traces with some generic IOs of the MachXO device (as shown on page 4 and page 2 of the schematic). If the new design patterns have signals driving out of these pins, they could potentially ...

• 1806 - Are programming and configuring a Programmable Logic Device two different processes?

  The meaning of these two terms depends on the programmable logic device (PLD) used. Lattice provides three kinds of technologies in the PLD products you purchase. The technologies are: EEPROM based: 4000 family of CPLD's SRAM based: ECP2, ECP3, ECP4 ...

• 3831 - iCE40: What will be the appropriate voltage range that is required to operate SPI(Serial Peripheral Interface) PROM(Programmable Read Only Memory) in an iCE40 device?

  The appropriate voltage range that is required to operate SPI(Serial Peripheral Interface) PROM(Programmable Read Only Memory) in an iCE device is in between 1.8 to 3.3V.

• 1943 - MachXO: With no DONE bit, how can I use JTAG to see if the SRAM download from flash is finished?

  The way to check the MachXO configuration status through JTAG is to use the capture instruction. For the MachXO the capture instruction (which is the instruction shifting out of the instruction register) is 0x19 (if the device is blank) or 0x1D (if ...

• 6186 - Lattice Radiant Programmer: How user can Flash FPGA binary file (.rbt) and Propel SDK (RISC-V) binary file to Lattice FPGA?

  To flash FPGA binary file (.rbt) user can use the provided C source code in the Lattice software installation directory for embedded programming. C source code for Radiant: <install_path>\programmer\embedded_source Example: C:\lscc\radiant\<Radiant ...