7105 - All Nexus: Where can find the description of DELAYA primitive ports name RANKENABLE, RANKSELECT, RANK0UPDATE, RANK1UPDATE which are not found in the documentation?

• Related Articles

• 1958 - [LatticeECP3] How do I find the locations of a preferred PLL and its dedicated clock input pin in a LatticeECP3 device?

  In a LatticeECP3 device each dedicated clock input pin is paired to specific PLL. This pairing occurs in a form of a dedicated connection between the clock input pin to that PLL. If a user want to use a PLL directly from a clock input pin, he or she ...

• 6429 - All Nexus / ADC: What does the 1.2V internal reference generator is used for ADC reference voltage?

  Description: This article explains the purpose of internal reference generator in ADC for all Nexus products. Solution: The 1.2V internal reference generator is provided to facilitate wafer level and package functional testing. With an accuracy of ...

• 6243 - Nexus Devices : How to instantiate a differential input buffer for Nexus devices using Verilog?

  Solution: 1.) Below is the syntax using LFCPNX (CertusPro-NX) primitive named IB (Input buffer)

• 6441 - PLL for Nexus FPGAs: How to dynamically change the PLL output frequency?

  Description: On FPGA-TN-02095, locate Appendix C. PLL LMMI Operation. The user can access the PLL dynamic parameters through the use of LMMI (Lattice Memory Mapped Interface). Solution: If the user wants to vary the output frequency (for example ...

• 1753 - LatticeXP2 : How fast can the dynamic phase ports be changed and will this cause glitches?

  Phase changes can be made very quickly, up to once every clock cycle. When the dynamic phase inputs of the LatticeXP2 PLL are switched, it is possible that glitches and cycle skips will occur due to the potential timing differences on the dynamic ...