7032 - UART IP Core version 1.2 or earlier: How much deviation between the transmitter and receiver is allowed if it is 5% or 3%?

• Related Articles

• 7115 - UART 16550 IP Core: What is the custom baud rate support range for UART 16550 Propel IP Core?

  Description: UART 16550 Propel IP Core supports custom baud rate in the range of 2400 to 1000000, which is stated in IP GUI custom baud rate parameter. There is a known documentation bug where custom baud rate supported was stated as 1 to 999999 ...

• 7031 - UART Ip Core version 1.2 or earlier: Does the UART IP core in Lattice Propel Buldier support back-to-back transmission?

  Yes, Back-to-back transmission is supported.

• 3665 - LatticeXP2: How to define even or odd parity while using Universal Asynchronous Receiver Transmitter (UART) Reference Design (<a href="https://www.latticesemi.com/view_document?document_id=3867" target="_blank" rel="noopener">RD1011</a>)?

  Description: To define odd parity for Universal Asynchronous Receiver Transmitter (UART) in a design, set/enable the EPS (Even Parity Select Bit) that is bit 4 of Line Control Register (LCR), so that the Odd Parity is selected. Please note that ...

• 7760 - What are the associated MII/GMII interface clock domains in Tri-Speed Ethernet (TSE) IP v1.7.1 and earlier, and which versions does this apply to?

  This article clarifies the clock domain assignments for the MII/GMII interface as described in the Tri-Speed Ethernet IP User Guide (FPGA-IPUG-02084-2.2). The table below includes an amended version of the original documentation to help users ...

• 6233 - SLVS-EC Receiver IP Core: How to Set Reference Clock Frequency of SLVS-EC Rx IP core?

  The “reference clock” corresponds to the IP port refclk_*. This port represents the differential clock of the internal MPCS PLL. It can be sourced from any clock signal capable of generating the MPCS clock frequency specified in the “MPCS Clock ...