6996 - iCE40: Does Bank 3 have any internal pull-up resistors for iCE40?

• Related Articles

• 4686 - iCE 40: What is the recommended value for pull-up resistor on the&nbsp;user I/O&nbsp;pin of <b><font face="Courier">iCE40</font></b> devices?

  Solution: There is no recommended value for pull-up resistor on the user I/O pin, as it depends on the purpose of using the pin. If the pullup is to avoid keeping a pin floating, then any pull-up value is fine unless power is a requirement. In such ...

• 1265 - Is there any non-volatile setting provided by the LatticeECP2/M to set permanent pull-up resistors on the I/O pins before the device is programmed?

  The LatticeECP2/M does not have a way to configure pull-up resistors on the I/O prior to the device being programmed. The LatticeECP2/M and LatticeSC/SCM do support hot socketing (or hot-swap). During power-up and power-down sequences, the I/Os ...

• 2263 - LatticeECP3:&nbsp; What is the proper use of termination resistors and internal coupling with the Lattice Serdes?

  Current Mode Logic (CML) buffers are used as the common interface to the SERDES/PCS. Internal input and output terminations are provided to simplify board level interfacing and AC coupling capacitors are available within the CML receiver. These allow ...

• 5390 - IceCube2 / iCE40 UltraPlus: Why are there only two I/O Bank options (top and bottom bank), on the iCEcube2 chip configuration dialog when there are three I/O Banks on the iCE40 Ultra/UltraPlus device?

  Solution: There are three I/O banks: one top bank (Bank 0) and two bottom banks (Bank 1_SPI and Bank 2). For the I/O bank voltages: TopBank is the voltage option for Bank 0. BottomBank is the voltage option for Bank 2. Voltage for Bank 1_SPI should ...

• 2895 - LatticeXP2: Why is the LVDS data not received correctly when the fail-safe resistors are added?

  The problem may be related to the big fail-safe bias voltage (Vfsb) with the small fail-safe resistors that can cause the distortion on the duty of the LVDS input and increase jitter. It will worsen the correct sampling of the LVDS RX data especially ...