6959 - MachXO3D: How are status and errors reported in TRNG( True Random Numbers Generator ) Feature?

• Related Articles

• 6957 - MachXO3D: What is the architecture of TRNG( True Random Number Generator ) Feature?

  The TRNG feature architecture is a Hardware-based entropy source for true random data.

• 5882 - MachXO2, MachXO3, MachXo3D: What is the complete list of Status Bit Register and their description?

  Bit 0: JTAG TRANSPARENT Mode This bit will be set to '1' if the device is currently in Transparent mode. Bit [3:1]: Config Target Selection By default the configuration SRAM array (Bit [3:1] = 000) is selected as the target. Bit 4: JTAG Active This ...

• 1943 - MachXO: With no DONE bit, how can I use JTAG to see if the SRAM download from flash is finished?

  The way to check the MachXO configuration status through JTAG is to use the capture instruction. For the MachXO the capture instruction (which is the instruction shifting out of the instruction register) is 0x19 (if the device is blank) or 0x1D (if ...

• 534 - MachXO: Why can't I scan or program the MachXO device on the MachXO Mini board after I programmed my pattern into the device?

  The MachXO JTAG pins on the MACHXO Mini board share the same traces with some generic IOs of the MachXO device (as shown on page 4 and page 2 of the schematic). If the new design patterns have signals driving out of these pins, they could potentially ...

• 7004 - MachXO3D: How does enabling AES feature decryption bits "RAND_AES" and "RAND_NOISE" impact on MachXO3D device configuration processing time?

  RAND_AES and RAND_NOISE are clock randomization and random noise injection features, mainly use for Differential power analysis (DPA) resistance in Advanced Encryption Standard (AES) decryption. Both features are target for AES decryption, to prevent ...