6910 - Propel / RISC-V SM/MC/RX: What is the Range, Width, and Size mean on a Memory Map CSV file?

For a memory map, Range is the maximum bit width of each address. Width here is the number of addresses. The Size of each register is the number of bits on each register. So Width is not the sum of sizes of each register.

 

The Size of the register can be equal to or less than the Range of the memory map.

 

See image for clarity.

 

• Related Articles

• 7156 - Propel: How to perform Memory Allocation in RISC-V

  Description: Malloc (Memory Allocation) require you to allocate memory to heap. In Propel SDK, the default heap allocation is 0. You should allocate a minimum amount of memory (example: 0x100) for malloc initialization. Solution: You may find the ...

• 7053 - Propel: Why I unable to run debugger with Propel SDK on my RISC-V Project?

  Description: 1. RISC-V reset vector is fixed at address 0x00000000, thus instruction memory must start at address 0x0. 2. RISC-V instruction port is a read only port. To run debugger with Propel SDK, the SoC design must support writes to the ...

• 6805 - Propel Builder / IP Packager: How to create a memory map in CSV format for Propel IP Packager?<input type="text" disabled class="wizardinput" style="border-right: none; border-left: none; padding-right: 0px; padding-left: 0px; opacity: 0.5; filter:

  Another way users can add a memory map to their IP package is using a memory map CSV file. In order for the IP Packager GUI to extract information about the memory maps for an IP package, this CSV file should organize its information using the ...

• 7326 - Propel: Why does the RISC-V debug session hang during exception handling?

  Description: RISC V CPU instruction/data manager consists of exception handling routine in the BSP source: ..\src\bsp\driver\riscv_mc\interrupt.c The API is a standard RISC V practice where it prints out the failure based on the mcause register when ...

• 7214 - Avant-E: How to enable RISC-V software debug for Avant-E device

  Description: User is required to implement soft JTAG to enable RISC-V debug in Avant-E early silicon. Solution: Please follow below step to enable debug with Soft-JTAG. The pin assignment is based on Avant-E Evaluation Board. Create an Avant-E RISC-V ...