6901 - iCE40: Can the EBR write clock be asynchronous to the read clock?

Description:
This article describes possibility of EBR write clock to be asynchronous to the read clock in iCE40 product.

Solution:
Yes, the EBR write and read clock could be asynchronous if they are coming from different clock source with different clock frequency.

Related Articles
5624 - LatticeECP3: Is it allowed to read and write on the same address at the same time?
The user cannot read and write at the same address at the same time. The IP needs a number of clock cycles before the input data can be available to the output. Please check page 78 of DS102. Please also select "Post-Route Gate-level+Timing" in the ...
235 - All FPGA: How does the output register and read enable (RDEN) signal affect Dual Clock FIFO (FIFO_DC)?
Description: The IPexpress tool within Lattice development software allows user to generate FIFO_DC using Embedded Block Ram (EBR) or distributed memory. During the generation of the FIFO_DC module, there are options to use output registers, and/or ...
7454 - All Nexus: Why do RTL and gate-level simulations of RAM exhibit mismatched responses during read/write operations?
Description: The design could have a read/write conflict as both operation may happen simultaneously. Solution: To fix this issue there is an option on the Synthesis Strategy settings which insert additional glue logic to the RAM read/write port to ...
2631 - ECP3/FIFO_DC: What's the usage of Bus Ordering Style when using FIFO_DC of Lattice IPExpress which has different data width between write and read port?
FIFO_DC is a flexible IP which allows user to translate bus size from write side to read side. Some examples are given to explain how to select Bus Ordering Style. In the case when write data width is 36 bits and read width is 18 bits. 1. Big Endian ...
5253 - iCE40 UltraPlus: Is the Reset signal in PLL generation synchronous or asynchronous in Lattice iCE40?
The Reset signal in PLL generation is asynchronous in Lattice iCE40.

6901 - iCE40: Can the EBR write clock be asynchronous to the read clock?

6901 - iCE40: Can the EBR write clock be asynchronous to the read clock?

Related Articles

5624 - LatticeECP3: Is it allowed to read and write on the same address at the same time?

235 - All FPGA: How does the output register and read enable (RDEN) signal affect Dual Clock FIFO&nbsp;(FIFO_DC)?

7454 - All Nexus: Why do RTL and gate-level simulations of RAM exhibit mismatched responses during read/write operations?

2631 - ECP3/FIFO_DC: What's the usage of Bus Ordering Style when using FIFO_DC of Lattice IPExpress which has different data width between write and read port?

5253 - iCE40 UltraPlus: Is the Reset signal in PLL generation synchronous or asynchronous in Lattice iCE40?

235 - All FPGA: How does the output register and read enable (RDEN) signal affect Dual Clock FIFO (FIFO_DC)?