6817 - IO for ECP5/ECP5-5G

• Related Articles

• 7150 - IO for Nexus FPGAs: How to set the IO standard to "subLVDS" in GPIO option that is not included in DDR_Generic IP generation?

  The 'subLVDS' option is not available in the IP GUI but user can set "subLVDS" in Device Constraint Editor (DCE) IO_TYPE for proper implementation of subLVDS in this IP.

• 1605 - Does default IO behavior change from device family to device family?<BR>

  The IO behavior of each Lattice device family could be unique. Some of the device families support pull and bus keeper circuitry for each individual pin, some support such function on a global basis, while others have different pull condition for ...

• 5846 - All Devices: Can Lattice FPGA IO pins be left Floating?

  Floating IO pin is not recommended. If IO pins are left floating, then the input transistors might fall outside of the saturation or cut-off region. As a result, the device could draw additional current and increase the device's power consumption. If ...

• 1254 - How to define different VCCIO voltage in different IO bank for FPGA such as SC/ECP2/ECP2M/ECP3 devices? Why is it necessary?

  When running ispLEVER software tool, edit the project preference file *.lpf by following the example below to add these preference to set the BANK voltages to match the circuit board design and how the device is connected on board: BANK 0 VCCIO 3.3 ...

• 970 - How do I implement edge clock routing from a Primary IO (PIO) in a LatticeECP2/M device? <BR>

  You need to locate an input buffer in a dedicated site that supports direct access to the edge clock spine. This applies to PIOs that clock special elements like IDDR/ODDR as well as CLKDIV blocks. Typically, you need to specifiy an EDGE preference ...