6815 - CertusPro-NX: Can I use GDDRX1 IO logic on IO bank 0?

• Related Articles

• 3899 - iCECube2 / iCE40 / PLL: What is the difference between selecting "PACKAGEPIN" and "General Purpose IO Pad or Core Logic" options during PLL generation?

  Solution: If the "Dedicated Clock Pad (single ended)" is selected during the PLL generation, the IO pin connected to the PLL's "PACKAGEPIN" becomes dedicated and hence, the signal coming in from that IO pin can't be used for any other logic design in ...

• 6430 - CertusPro-NX / ADC: Why is a PLL used to drive the ADC adc_clk_i pin and not directly driven by an oscillator output?

  Description:This article explains the reason ADC clock-in cannot be driven using an oscillator output in CertusPro-NX. Solution:In CertusPro-NX., the ADC clock input is hard-wired on the fabric to the 4th secondary output (CLKOS4) of the Lower Right ...

• 6274 - CrossLink-NX: How to use the GDDR_SYNC Soft IP?

  Please refer to Section 9. Soft IP Modules of the FPGA-TN-02097 (CrossLink-NX High-Speed I/O Interface Technical Note). The said Soft IPs are used in Generic DDR IP depending on the Interface as seen in Table 9.2.Soft IP Used in Each Interface. After ...

• 6897 - Radiant / PLL IP version 1.4.0 and newer: What alternatives can users use for PLL version 1.4.0 reference clock input if they cannot use the onboard oscillator (12 MHz) of the CrossLink-NX Evaluation Board as the clock input?

  Users have a couple of options for their design to use the CrossLink-NX evaluation board: 1. Use an external clock from a different clock pin: Instead of using the onboard oscillator, users can connect one of the other PCLK pins as input to the FPGA ...

• 6807 - PLL for MachXO3: Is there a way to use the VCO output directly to the user logic?

  VCO frequency cannot be used on the user design. No access point from the VCO output directly to the user logic without passing through the PLL divider. In addition, the maximum clock output frequency of the PLL is also based on the maximum frequency ...