6523 - Certus-NX: Can LVDS IOs be used on banks 6 & 7 and what limitations are there? Are inputs to be LVDS25E or does that just apply to outputs? For inputs, on banks 6 & 7, are the 100 termination resistors available?

• Related Articles

• 2263 - LatticeECP3:  What is the proper use of termination resistors and internal coupling with the Lattice Serdes?

  Current Mode Logic (CML) buffers are used as the common interface to the SERDES/PCS. Internal input and output terminations are provided to simplify board level interfacing and AC coupling capacitors are available within the CML receiver. These allow ...

• 879 - LatticeXP2: How can I drive mini-LVDS output on LatticeXP2 if mini-LVDS IO standard is not available? <br>

  If user's design is using 50 ohm PCB trace and cable impedances, user can set the LatticeXP2 IO output type to LVDS and this will produce 400mv peak signal swing at the receiver's 100 ohm termination with proper common mode output voltage. The ...

• 2895 - LatticeXP2: Why is the LVDS data not received correctly when the fail-safe resistors are added?

  The problem may be related to the big fail-safe bias voltage (Vfsb) with the small fail-safe resistors that can cause the distortion on the duty of the LVDS input and increase jitter. It will worsen the correct sampling of the LVDS RX data especially ...

• 6398 - CertusPro-NX: Does High Performance IO supports hot socketing?

  The Certus-Pro NX HP IOs does not support hot socketing.

• 384 - <p>Why are termination resistors required&nbsp;for DDR2 and DDR3 when the&nbsp;LatticeECP3 has an on-die termination (ODT) feature?</p>

  The LatticeECP3 ODT (On-Die Termination) was implemented originally for DDR3 interface support. During the validation process, we found that the internal VTT coupling noise negatively affects signal integrity of data pads with some specific data ...